Self-organized gate stack of Ge nanosphere/SiO2/Si1-xGex enables Ge-based monolithically-integrated electronics and photonics on Si platform

P. Liao, M. Kuo, C. Tien, Y. -. Chang, P. Hong, T. George, H. Lin, P. W. Li
{"title":"Self-organized gate stack of Ge nanosphere/SiO2/Si1-xGex enables Ge-based monolithically-integrated electronics and photonics on Si platform","authors":"P. Liao, M. Kuo, C. Tien, Y. -. Chang, P. Hong, T. George, H. Lin, P. W. Li","doi":"10.1109/VLSIT.2018.8510695","DOIUrl":null,"url":null,"abstract":"We report the first-of-its-kind, self-organized gate stack of Ge nanosphere (NP) gate/SiO<inf>2</inf>/Si<inf>1-x</inf>Ge<inf>x</inf> channel fabricated in a single oxidation step. Process-controlled tunability of the Ge NP size (5–90nm), SiO<inf>2</inf> thickness (2–4nm), and Ge content (x = 0.65–0.85) and strain engineering (ε<inf>comp</inf> = 1–3%) of the Si<inf>1-x</inf>Ge<inf>x</inf> are achieved. We demonstrated Ge junctionless (JL) n-FETs and photoMOSFETs (PTs) as amplifier and photodetector, respectively, for Ge receivers. L<inf>G</inf> of 75nm JL n-FETs feature I<inf>ON</inf>/I<inf>OFF</inf> > 5×10<sup>8</sup>, I<inf>ON</inf> > 500µA/µm at V<inf>DS</inf> = 1V, T= 80K. Ge-PTs exhibit superior photoresponsivity >1,000A/W and current gain linearity ranging from nW–mW for 850nm illumination. Size-tunable photo-luminescence (PL) of 300–1600nm (NUV-NIR) are observed on 5–100nm Ge NPs. Our gate stack of Ge NP/SiO<inf>2</inf>/Si<inf>1-x</inf>Ge<inf>x</inf> enables a practically achievable building block for monolithically-integrated Ge electronic and photonic ICs (EPICs) on Si.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"520 1","pages":"157-158"},"PeriodicalIF":0.0000,"publicationDate":"2018-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510695","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

We report the first-of-its-kind, self-organized gate stack of Ge nanosphere (NP) gate/SiO2/Si1-xGex channel fabricated in a single oxidation step. Process-controlled tunability of the Ge NP size (5–90nm), SiO2 thickness (2–4nm), and Ge content (x = 0.65–0.85) and strain engineering (εcomp = 1–3%) of the Si1-xGex are achieved. We demonstrated Ge junctionless (JL) n-FETs and photoMOSFETs (PTs) as amplifier and photodetector, respectively, for Ge receivers. LG of 75nm JL n-FETs feature ION/IOFF > 5×108, ION > 500µA/µm at VDS = 1V, T= 80K. Ge-PTs exhibit superior photoresponsivity >1,000A/W and current gain linearity ranging from nW–mW for 850nm illumination. Size-tunable photo-luminescence (PL) of 300–1600nm (NUV-NIR) are observed on 5–100nm Ge NPs. Our gate stack of Ge NP/SiO2/Si1-xGex enables a practically achievable building block for monolithically-integrated Ge electronic and photonic ICs (EPICs) on Si.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Ge纳米球/SiO2/Si1-xGex的自组织栅极堆栈使基于Ge的单片集成电子和光子学在Si平台上实现
我们首次报道了单步氧化制备的Ge纳米球(NP)栅极/SiO2/Si1-xGex通道的自组织栅极堆栈。实现了Si1-xGex的Ge NP尺寸(5-90nm)、SiO2厚度(2-4nm)、Ge含量(x = 0.65-0.85)和应变工程(εcomp = 1-3%)的工艺可控可调性。我们展示了无Ge结(JL) n- fet和photomosfet (PTs)分别作为Ge接收器的放大器和光电探测器。75nm JL n- fet在VDS = 1V, T= 80K时,ION/IOFF > 5×108, ION > 500µA/µm。Ge-PTs表现出优异的光响应性>1,000A/W,在850nm照明下,电流增益线性范围为nW-mW。在5-100nm的Ge NPs上观察到300-1600nm的可调谐光致发光(NUV-NIR)。我们的Ge NP/SiO2/Si1-xGex栅极堆栈为硅上单片集成Ge电子和光子集成电路(EPICs)提供了一个切实可行的构建模块。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications Sensors and related devices for IoT, medicine and s mart-living A Comprehensive Study of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Layer Effects on Negative Capacitance FETs for Sub-5 nm Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1