Copper filling contact process to realize low resistance and low cost production fully compatible to SOC devices

M. Inohara, T. Fujimaki, K. Yoshida, K. Miyamoto, T. Katata, J. Wada, A. Sakata, A. Kinoshita, F. Matsuoka
{"title":"Copper filling contact process to realize low resistance and low cost production fully compatible to SOC devices","authors":"M. Inohara, T. Fujimaki, K. Yoshida, K. Miyamoto, T. Katata, J. Wada, A. Sakata, A. Kinoshita, F. Matsuoka","doi":"10.1109/IEDM.2001.979667","DOIUrl":null,"url":null,"abstract":"A copper filling contact process that does not cause any device characteristic degradation or reliability degradation is demonstrated. Optimization of the barrier layer realizes lower and small variation contact resistance with enough prevention of copper diffusion from the contact hole. Copper filling realizes a 65% reduction of contact resistance in 0.16 /spl mu/m diameter contacts and very small contact depth dependence. There is no degradation of junction leakage current and no difference in reliability characteristics compared to a conventional tungsten filling process. Gate oxide TDDB and hot carrier injection test results are shown. Another benefit of the copper filling process is lower production cost. Dual damascene structures for contact and metal-1 reduce process steps by 40%. Furthermore, investment for tungsten filling machines is saved because BEOL processes can be switched to copper filling for 0.13 /spl mu/m generations. Especially, in a 300 mm wafer fabrication line, the decrease in the varieties of machines will be significant.","PeriodicalId":13825,"journal":{"name":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","volume":"20 1","pages":"4.6.1-4.6.3"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2001.979667","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A copper filling contact process that does not cause any device characteristic degradation or reliability degradation is demonstrated. Optimization of the barrier layer realizes lower and small variation contact resistance with enough prevention of copper diffusion from the contact hole. Copper filling realizes a 65% reduction of contact resistance in 0.16 /spl mu/m diameter contacts and very small contact depth dependence. There is no degradation of junction leakage current and no difference in reliability characteristics compared to a conventional tungsten filling process. Gate oxide TDDB and hot carrier injection test results are shown. Another benefit of the copper filling process is lower production cost. Dual damascene structures for contact and metal-1 reduce process steps by 40%. Furthermore, investment for tungsten filling machines is saved because BEOL processes can be switched to copper filling for 0.13 /spl mu/m generations. Especially, in a 300 mm wafer fabrication line, the decrease in the varieties of machines will be significant.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
铜填充接触工艺实现低电阻和低成本生产,完全兼容SOC器件
演示了一种不引起任何器件特性退化或可靠性退化的充铜接触工艺。通过对阻挡层的优化设计,使接触电阻的变化较小,并能充分防止铜从接触孔扩散。在0.16 /spl mu/m直径触点和非常小的触点深度依赖中,铜填充实现了65%的触点电阻降低。与传统的充钨工艺相比,该工艺没有降低结漏电流,可靠性特性也没有差异。给出了栅极氧化物TDDB和热载流子注入试验结果。铜充填工艺的另一个好处是降低了生产成本。双大马士革结构的接触和金属-1减少了40%的工艺步骤。此外,由于BEOL工艺可以切换到铜填充,0.13 /spl亩/m代,因此节省了钨填充机的投资。特别是在300mm晶圆生产线上,机器种类的减少将是显著的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Base current tuning in SiGe HBT's by SiGe in the emitter Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology A high performance active pixel sensor with 0.18um CMOS color imager technology Visible electroluminescence from MOS capacitors with Si-implanted SiO/sub 2/ under dynamic operation Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1