Research on the characteristics theory of reverse SoC TAM design based on dual-balanced strategy

Zhang Jinyi, Wang Jia, Lin Feng, Jia Yanhui, Zhou Kai
{"title":"Research on the characteristics theory of reverse SoC TAM design based on dual-balanced strategy","authors":"Zhang Jinyi, Wang Jia, Lin Feng, Jia Yanhui, Zhou Kai","doi":"10.1109/ICEPT.2008.4607020","DOIUrl":null,"url":null,"abstract":"The paper presents a reverse SoC TAM design based dual-balanced strategy, which is on the basis of IEEE1500. Firstly test scheduling is executed according to the conceptual TAM architecture that is physically realizable, and then the real TAM architecture can be reversely established according to the test scheduling result. Since the test scheduling is not limited by TAM architecture, the test scheduling optimization can involve both top level and IP level and obtain the cross-level combined optimization between these two levels. The experimental results on the ITCpsila02 show the better availability and reliability and the performance improvement on test time of the proposed method, compared with several other representative approaches. Particularly, the method of this paper is based on the practical test cost, thus is of greatly practical value.","PeriodicalId":6324,"journal":{"name":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","volume":"43 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2008.4607020","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The paper presents a reverse SoC TAM design based dual-balanced strategy, which is on the basis of IEEE1500. Firstly test scheduling is executed according to the conceptual TAM architecture that is physically realizable, and then the real TAM architecture can be reversely established according to the test scheduling result. Since the test scheduling is not limited by TAM architecture, the test scheduling optimization can involve both top level and IP level and obtain the cross-level combined optimization between these two levels. The experimental results on the ITCpsila02 show the better availability and reliability and the performance improvement on test time of the proposed method, compared with several other representative approaches. Particularly, the method of this paper is based on the practical test cost, thus is of greatly practical value.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于双平衡策略的反向SoC TAM设计特性理论研究
本文提出了一种基于IEEE1500双平衡策略的反向SoC TAM设计方法。首先根据物理上可实现的概念TAM体系结构执行测试调度,然后根据测试调度结果反向建立真实的TAM体系结构。由于测试调度不受TAM体系结构的限制,因此测试调度优化可以同时涉及顶层和IP层,并获得这两层之间的跨层组合优化。在ITCpsila02上的实验结果表明,与其他几种代表性方法相比,该方法具有更好的可用性和可靠性,并且在测试时间上性能有所提高。特别是本文的方法是基于实际的测试成本,因此具有很大的实用价值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evaluate anti-shock property of solder bumps by impact test Modeling ion transport through molding compounds and its relation to product reliability The research of the inclusive cache used in multi-core processor The design of the Ku band Dielectric Resonator Oscillator Research on the cascaded inverters based on simplex DC power source
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1