Python as a hardware description language: A case study

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI:10.1109/SPL.2011.5782635

J. I. Villar, J. Juan, M. Bellido, J. Viejo, D. Guerrero, J. Decaluwe

引用次数: 25

Abstract

Many people may see the development of software and hardware like different disciplines. However, there are great similarities between them that have been shown due to the appearance of extensions for general purpose programming languages for its use as hardware description languages. In this contribution, the approach proposed by the MyHDL package to use Python as an HDL is analyzed by making a comparative study. This study is based on the independent application of Verilog and Python based flows to the development of a real peripheral. The use of MyHDL has revealed to be a powerful and promising tool, not only because of the surprising results, but also because it opens new horizons towards the development of new techniques for modeling and verification, using the full power of one of the most versatile programming languages nowadays.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Python作为硬件描述语言:一个案例研究

许多人可能把软件和硬件的开发看作是不同的学科。然而，由于通用编程语言作为硬件描述语言的扩展的出现，它们之间有很大的相似之处。在这篇文章中，通过比较研究分析了MyHDL包提出的使用Python作为HDL的方法。本研究是基于Verilog和Python的独立应用程序来开发一个真实的外设。MyHDL的使用是一个强大而有前途的工具，不仅因为令人惊讶的结果，而且因为它为建模和验证的新技术的发展开辟了新的视野，使用了当今最通用的编程语言之一的全部功能。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2011 VII Southern Conference on Programmable Logic (SPL)

自引率

0.00%

发文量

期刊最新文献

Using partial reconfigurability to aid debugging of FPGA designs Architecture driven memory allocation for FPGA based real-time video processing systems Soft error in FPGA-implemented asynchronous circuits Experiences applying framework-based functional verification to a design for programmable logic A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor