Thermal analysis of heterogeneous 3D ICs with various integration scenarios

TingYen Chiang, S. Souri, C. O. Chui, K. C. Saraswat
{"title":"Thermal analysis of heterogeneous 3D ICs with various integration scenarios","authors":"TingYen Chiang, S. Souri, C. O. Chui, K. C. Saraswat","doi":"10.1109/IEDM.2001.979599","DOIUrl":null,"url":null,"abstract":"Presents detailed thermal analysis of high performance three dimensional (3D) ICs under various integration schemes. The model incorporates the effect of vias and power consumption due to both devices in active layers and interconnect joule heating. The results show excellent agreement with the 3D finite element simulations using ANSYS. It is shown that under certain scenarios, 3D ICs can actually lead to better thermal performance than planar (2D) ICs. With the effect of vias, as efficient heat dissipation paths, taken into account, our model provides more realistic temperature rise estimation for 3D ICs. Furthermore, tradeoffs among power, performance, chip real estate and thermal impact for 3D ICs is evaluated. Finally, the thermal influence from incorporating RF circuits and optical interconnect on 3D ICs has been discussed.","PeriodicalId":13825,"journal":{"name":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","volume":"1 1","pages":"31.2.1-31.2.4"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"115","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2001.979599","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 115

Abstract

Presents detailed thermal analysis of high performance three dimensional (3D) ICs under various integration schemes. The model incorporates the effect of vias and power consumption due to both devices in active layers and interconnect joule heating. The results show excellent agreement with the 3D finite element simulations using ANSYS. It is shown that under certain scenarios, 3D ICs can actually lead to better thermal performance than planar (2D) ICs. With the effect of vias, as efficient heat dissipation paths, taken into account, our model provides more realistic temperature rise estimation for 3D ICs. Furthermore, tradeoffs among power, performance, chip real estate and thermal impact for 3D ICs is evaluated. Finally, the thermal influence from incorporating RF circuits and optical interconnect on 3D ICs has been discussed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
异质3D集成电路的热分析
对不同集成方案下的高性能三维集成电路进行了详细的热分析。该模型考虑了通孔的影响以及由于有源层中器件和互连焦耳加热而产生的功耗。结果与ANSYS三维有限元模拟结果吻合较好。研究表明,在某些情况下,3D集成电路实际上比平面(2D)集成电路具有更好的热性能。考虑到通孔作为有效散热途径的影响,我们的模型为3D集成电路提供了更真实的温升估计。此外,还评估了3D集成电路的功耗、性能、芯片空间和热影响之间的权衡。最后,讨论了集成射频电路和光互连对三维集成电路的热影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Base current tuning in SiGe HBT's by SiGe in the emitter Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology A high performance active pixel sensor with 0.18um CMOS color imager technology Visible electroluminescence from MOS capacitors with Si-implanted SiO/sub 2/ under dynamic operation Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1