Intelligent FPGA based system for shape recognition

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI:10.1109/SPL.2011.5782648

E. C. Pedrino, O. Morandin, E. Kato, V. O. Roda

引用次数: 23

Abstract

Mathematical morphology supplies powerful tools for low level image analysis, with applications in many areas. In this paper, the development of a novel reconfigurable hardware using a genetic algorithm and a pipeline architecture is proposed for the task of shape recognition in binary images. For the recognition process, a large sized convex structuring element representing the object shape to be recognized is decomposed into the architecture stages. Each stage can handle structuring elements of a limited size. In this approach, a genetic algorithm was used to decompose this structuring element. Thus, a simple erosion performed in each stage is used to detect the goal object. The hardware is capable of processing binary images at high speed. The developed system is based on FPGAs. Our approach represents an intelligent mechanism to reconfigure the pipeline architecture, it is different from other systems found in the literature, and the obtained results are promising.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于FPGA的智能形状识别系统

数学形态学为低级图像分析提供了强大的工具，在许多领域都有应用。本文提出了一种基于遗传算法和流水线结构的新型可重构硬件，用于二值图像的形状识别。在识别过程中，将代表待识别物体形状的大尺寸凸结构元素分解为结构阶段。每个阶段可以处理有限大小的结构元素。该方法采用遗传算法对结构元素进行分解。因此，在每个阶段执行的简单侵蚀用于检测目标物体。该硬件能够高速处理二值图像。开发的系统是基于fpga的。我们的方法代表了一种智能机制来重新配置管道架构，它不同于文献中发现的其他系统，所获得的结果是有希望的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2011 VII Southern Conference on Programmable Logic (SPL)

自引率

0.00%

发文量

期刊最新文献

Using partial reconfigurability to aid debugging of FPGA designs Architecture driven memory allocation for FPGA based real-time video processing systems Soft error in FPGA-implemented asynchronous circuits Experiences applying framework-based functional verification to a design for programmable logic A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor