Implementation of a configuration server for a hardware SNTP synchronization platform based on FPGA

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI:10.1109/SPL.2011.5782655

Juan Quiros, J. Viejo, A. Millán, A. Muñoz, José Villar, D. Guerrero

引用次数: 0

Abstract

This paper presents the implementation of a configuration server for a SNTP synchronization platform which implements accurate synchronization solutions for Remote Terminal Units commonly used in industrial control processes. The configuration server provides settings to others platform devices using the BOOTP protocol and an interface that allow to administer the system. This environment requires a compact (specific dimensions) and low power and low cost device. Thus, a general purpose device (e.g. a PC) is discarded and an embedded one with these features has been developed. However, in addition to these requirements it offers a flexibility similar to the PC. Thereby it is able to update and carry out tasks beyond synchronization platform easily.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于FPGA的硬件SNTP同步平台配置服务器的实现

本文介绍了一个SNTP同步平台的配置服务器的实现，该平台实现了工业控制过程中常用的远程终端单元的精确同步解决方案。配置服务器使用BOOTP协议和允许管理系统的接口向其他平台设备提供设置。这种环境需要紧凑(特定尺寸)、低功耗和低成本的设备。因此，抛弃了通用设备(例如PC)，开发了具有这些特征的嵌入式设备。然而，除了这些要求之外，它还提供了与PC类似的灵活性。从而可以轻松地更新和执行同步平台之外的任务。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2011 VII Southern Conference on Programmable Logic (SPL)

自引率

0.00%

发文量

期刊最新文献

Using partial reconfigurability to aid debugging of FPGA designs Architecture driven memory allocation for FPGA based real-time video processing systems Soft error in FPGA-implemented asynchronous circuits Experiences applying framework-based functional verification to a design for programmable logic A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor