Hot spot cooling in 3DIC package utilizing embedded thermoelectric cooler combined with silicon interposer

Sheng-Liang Li, Chung-Yen Hsu, Chun-Kai Liu, M. Dai, H. Chien, R. Tain
{"title":"Hot spot cooling in 3DIC package utilizing embedded thermoelectric cooler combined with silicon interposer","authors":"Sheng-Liang Li, Chung-Yen Hsu, Chun-Kai Liu, M. Dai, H. Chien, R. Tain","doi":"10.1109/IMPACT.2011.6117280","DOIUrl":null,"url":null,"abstract":"A novel design for hot spot cooling in 3DIC package by integrating the embedded thermoelectric cooler (ETC) is presented in this paper. The silicon (Si) interposer with through silicon vias (TSVs) was used as electrical paths for ETC and stacked on a Si chip that possesses a hot spot area on it. Finite element analysis (FEA) software ANSYS was utilized in present study to analyze the thermal performance. Three different structures: (1)TEC only, (2)TEC with copper ring and (3)copper spreader only were analyzed in present paper. The first two types are the novel designs and the third one is the traditional structure for thermal management in packaging. The dimensions of the Si chip and Si interposer are 5mm in length and width, and 100um in thickness, respectively. Three different sizes of hot spot area were adopted to investigate the cooling performance of each structure of package. Moreover, Si interposer used as an active device was also discussed. An improved novel design (second type: TEC with copper ring) was demonstrated from simulated results that provide the superior cooling performance to the other two structures.","PeriodicalId":6360,"journal":{"name":"2011 6th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)","volume":"798 1","pages":"470-473"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMPACT.2011.6117280","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A novel design for hot spot cooling in 3DIC package by integrating the embedded thermoelectric cooler (ETC) is presented in this paper. The silicon (Si) interposer with through silicon vias (TSVs) was used as electrical paths for ETC and stacked on a Si chip that possesses a hot spot area on it. Finite element analysis (FEA) software ANSYS was utilized in present study to analyze the thermal performance. Three different structures: (1)TEC only, (2)TEC with copper ring and (3)copper spreader only were analyzed in present paper. The first two types are the novel designs and the third one is the traditional structure for thermal management in packaging. The dimensions of the Si chip and Si interposer are 5mm in length and width, and 100um in thickness, respectively. Three different sizes of hot spot area were adopted to investigate the cooling performance of each structure of package. Moreover, Si interposer used as an active device was also discussed. An improved novel design (second type: TEC with copper ring) was demonstrated from simulated results that provide the superior cooling performance to the other two structures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用嵌入式热电冷却器结合硅中间层的3DIC封装的热点冷却
本文提出了一种集成嵌入式热电冷却器(ETC)的3DIC封装热点冷却新设计。采用带通硅孔(tsv)的硅(Si)中间层作为ETC的电通路,并将其堆叠在具有热点区域的硅芯片上。本研究采用有限元分析软件ANSYS对其热性能进行分析。本文分析了三种不同的结构:(1)纯TEC,(2)带铜环的TEC和(3)纯铜散布器的TEC。前两种类型是新颖的设计,第三种是包装热管理的传统结构。硅片和硅中间层的尺寸分别为长宽5mm和厚度100um。采用三种不同尺寸的热点区域,对不同结构的封装冷却性能进行了研究。此外,还讨论了硅中间体作为有源器件的应用。模拟结果表明,一种改进的新型设计(第二种类型:铜环TEC)提供了优于其他两种结构的冷却性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Comparison the reliability of small plated-through hole with different diameters under thermal stress Co-simulation of capacitive coupling pads assignment for capacitive coupling interconnection applications Microstructure evolution in a sandwich structure of Ni/SnAg/Ni microbump during reflow Comparison among individual thermal cycling, vibration test and the combined test for the life estimation of electronic components Limitations of gluing as a replacement of ultrasonic welding: Attaching Lithium battery contacts to PCBs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1