{"title":"短通道n/sup +/-p/sup +/双栅SOI mosfet的解析阈值电压模型","authors":"K. Suzuki, Y. Tosaka, T. Sugii","doi":"10.1109/SOI.1995.526464","DOIUrl":null,"url":null,"abstract":"Previously, we proposed n/sup +/-p/sup +/ double-gate SOI MOSFETs, and fabricated this device, and demonstrated high-speed, low-power performance with a gate length L/sub G/ of 0.2 /spl mu/m. In this paper, we have derived a threshold voltage model V/sub th/ for short channel devices to predict how far this device can be scaled. Using this model, which agrees with numerical data, we evaluated V/sub th/ lowering /spl Delta/V/sub th/ with decreasing the gate length L/sub G/, and showed that we can design a 0.05 /spl mu/m-L/sub G/ device with /spl Delta/V/sub th/ of 25 mV and an S-swing of 65 mV/decade.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"54","resultStr":"{\"title\":\"Analytical threshold voltage model for short channel n/sup +/-p/sup +/ double-gate SOI MOSFETs\",\"authors\":\"K. Suzuki, Y. Tosaka, T. Sugii\",\"doi\":\"10.1109/SOI.1995.526464\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Previously, we proposed n/sup +/-p/sup +/ double-gate SOI MOSFETs, and fabricated this device, and demonstrated high-speed, low-power performance with a gate length L/sub G/ of 0.2 /spl mu/m. In this paper, we have derived a threshold voltage model V/sub th/ for short channel devices to predict how far this device can be scaled. Using this model, which agrees with numerical data, we evaluated V/sub th/ lowering /spl Delta/V/sub th/ with decreasing the gate length L/sub G/, and showed that we can design a 0.05 /spl mu/m-L/sub G/ device with /spl Delta/V/sub th/ of 25 mV and an S-swing of 65 mV/decade.\",\"PeriodicalId\":149490,\"journal\":{\"name\":\"1995 IEEE International SOI Conference Proceedings\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"54\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 IEEE International SOI Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.1995.526464\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526464","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Analytical threshold voltage model for short channel n/sup +/-p/sup +/ double-gate SOI MOSFETs
Previously, we proposed n/sup +/-p/sup +/ double-gate SOI MOSFETs, and fabricated this device, and demonstrated high-speed, low-power performance with a gate length L/sub G/ of 0.2 /spl mu/m. In this paper, we have derived a threshold voltage model V/sub th/ for short channel devices to predict how far this device can be scaled. Using this model, which agrees with numerical data, we evaluated V/sub th/ lowering /spl Delta/V/sub th/ with decreasing the gate length L/sub G/, and showed that we can design a 0.05 /spl mu/m-L/sub G/ device with /spl Delta/V/sub th/ of 25 mV and an S-swing of 65 mV/decade.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
