ULSI中用作层间介质的低κ介电体和蚀刻停止层的缺陷

B. Bittel, T. Pomorski, P. Lenahan, S. King
{"title":"ULSI中用作层间介质的低κ介电体和蚀刻停止层的缺陷","authors":"B. Bittel, T. Pomorski, P. Lenahan, S. King","doi":"10.1109/IIRW.2010.5706482","DOIUrl":null,"url":null,"abstract":"The electronic properties of thin film low-κ interlayer dielectric (ILD) and etch stop layers (ESL) are important issues in present day ULSI development.1–6 Low-κ ILD and ESLs with dielectric constants significantly less then those of SiO2 and SiN are utilized to reduce capacitance induced RC delays in ULSI circuits. However as the semiconductor industry looks to transition to 16 nm and beyond technology nodes, numerous reliability concerns with low-k materials need to be addressed. In particular, leakage currents, time dependent dielectric breakdown (TDDM) and stress induced leakage currents (SILC) are critical problems that are not yet well understood in ILD. A topic of current interest is ultraviolet light (UV curing) of low-k materials.5,6 We have made electron spin resonance (ESR) and current density versus voltage measurements on a moderately extensive set of dielectric/silicon structures involving materials of importance to low-k interconnect systems. Most of the dielectrics studied involve various compositions of SiOC:H. In addition we have also made measurements on other dielectrics including SiO2, SiCN:H and SiN:H.","PeriodicalId":332664,"journal":{"name":"2010 IEEE International Integrated Reliability Workshop Final Report","volume":"13 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Defects in low-κ dielectrics and etch stop layers for use as interlayer dielectrics in ULSI\",\"authors\":\"B. Bittel, T. Pomorski, P. Lenahan, S. King\",\"doi\":\"10.1109/IIRW.2010.5706482\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The electronic properties of thin film low-κ interlayer dielectric (ILD) and etch stop layers (ESL) are important issues in present day ULSI development.1–6 Low-κ ILD and ESLs with dielectric constants significantly less then those of SiO2 and SiN are utilized to reduce capacitance induced RC delays in ULSI circuits. However as the semiconductor industry looks to transition to 16 nm and beyond technology nodes, numerous reliability concerns with low-k materials need to be addressed. In particular, leakage currents, time dependent dielectric breakdown (TDDM) and stress induced leakage currents (SILC) are critical problems that are not yet well understood in ILD. A topic of current interest is ultraviolet light (UV curing) of low-k materials.5,6 We have made electron spin resonance (ESR) and current density versus voltage measurements on a moderately extensive set of dielectric/silicon structures involving materials of importance to low-k interconnect systems. Most of the dielectrics studied involve various compositions of SiOC:H. In addition we have also made measurements on other dielectrics including SiO2, SiCN:H and SiN:H.\",\"PeriodicalId\":332664,\"journal\":{\"name\":\"2010 IEEE International Integrated Reliability Workshop Final Report\",\"volume\":\"13 6\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International Integrated Reliability Workshop Final Report\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IIRW.2010.5706482\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Integrated Reliability Workshop Final Report","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IIRW.2010.5706482","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

薄膜低κ介电层(ILD)和刻蚀停止层(ESL)的电子性能是当前ULSI发展中的重要问题。在ULSI电路中,利用介电常数显著低于SiO2和SiN的低κ ILD和esl来降低电容引起的RC延迟。然而,随着半导体行业向16nm及以上技术节点过渡,需要解决低k材料的许多可靠性问题。特别是,泄漏电流,时间相关的介质击穿(TDDM)和应力诱发泄漏电流(SILC)是ILD中尚未得到很好理解的关键问题。目前人们感兴趣的一个话题是低k材料的紫外光(UV固化)。5,6我们已经对一组中等范围的介电/硅结构进行了电子自旋共振(ESR)和电流密度与电压的测量,这些结构涉及对低k互连系统至关重要的材料。所研究的大多数电介质都涉及到SiOC:H的各种成分。此外,我们还对其他介质进行了测量,包括SiO2, SiCN:H和SiN:H。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Defects in low-κ dielectrics and etch stop layers for use as interlayer dielectrics in ULSI
The electronic properties of thin film low-κ interlayer dielectric (ILD) and etch stop layers (ESL) are important issues in present day ULSI development.1–6 Low-κ ILD and ESLs with dielectric constants significantly less then those of SiO2 and SiN are utilized to reduce capacitance induced RC delays in ULSI circuits. However as the semiconductor industry looks to transition to 16 nm and beyond technology nodes, numerous reliability concerns with low-k materials need to be addressed. In particular, leakage currents, time dependent dielectric breakdown (TDDM) and stress induced leakage currents (SILC) are critical problems that are not yet well understood in ILD. A topic of current interest is ultraviolet light (UV curing) of low-k materials.5,6 We have made electron spin resonance (ESR) and current density versus voltage measurements on a moderately extensive set of dielectric/silicon structures involving materials of importance to low-k interconnect systems. Most of the dielectrics studied involve various compositions of SiOC:H. In addition we have also made measurements on other dielectrics including SiO2, SiCN:H and SiN:H.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Defects in low-κ dielectrics and etch stop layers for use as interlayer dielectrics in ULSI Impact of body tie and Source/Drain contact spacing on the hot carrier reliability of 45-nm RF-CMOS The impact of recovery on BTI reliability assessments A novel virtual age reliability model for Time-to-Failure prediction 3D simulation of charge collection and SEU of 0.13µm partially depleted SOI SRAM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1