H. Yu, S. Chang, M. Aoulaiche, B. Kaczer, P. Absil, C. Adelmann, T. Hoffmann, S. Biesemans, C. Wann, Y. Mii
{"title":"稀土封盖层对高k/金属栅极叠加工作函数的调整:界面偶极子还是体电荷?","authors":"H. Yu, S. Chang, M. Aoulaiche, B. Kaczer, P. Absil, C. Adelmann, T. Hoffmann, S. Biesemans, C. Wann, Y. Mii","doi":"10.1109/VTSA.2009.5159295","DOIUrl":null,"url":null,"abstract":"The transistor VT tuning mechanism in metal-gate/high-k (MG/HK) gate stack doped with rare-earth elements (Dysprosium or Dy in this work) is studied in transistors fabricated by either a gate-first or a gate-last approach. Except the commonly believed interface dipole, this work provides additional evidence that the bulk trapping charges can also play an important role in determining the device VT for above-mentioned gate stacks. It is thus suggested that careful design of capping layer thickness as well as the thermal budget for intermixing the capping layer with host dielectrics are necessary to eliminate the impact from bulk trapping charges to the device performance.","PeriodicalId":309622,"journal":{"name":"2009 International Symposium on VLSI Technology, Systems, and Applications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High-k/ metal-gate stack work-function tuning by rare-earth capping layers: Interface dipole or bulk charge?\",\"authors\":\"H. Yu, S. Chang, M. Aoulaiche, B. Kaczer, P. Absil, C. Adelmann, T. Hoffmann, S. Biesemans, C. Wann, Y. Mii\",\"doi\":\"10.1109/VTSA.2009.5159295\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The transistor VT tuning mechanism in metal-gate/high-k (MG/HK) gate stack doped with rare-earth elements (Dysprosium or Dy in this work) is studied in transistors fabricated by either a gate-first or a gate-last approach. Except the commonly believed interface dipole, this work provides additional evidence that the bulk trapping charges can also play an important role in determining the device VT for above-mentioned gate stacks. It is thus suggested that careful design of capping layer thickness as well as the thermal budget for intermixing the capping layer with host dielectrics are necessary to eliminate the impact from bulk trapping charges to the device performance.\",\"PeriodicalId\":309622,\"journal\":{\"name\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTSA.2009.5159295\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Symposium on VLSI Technology, Systems, and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2009.5159295","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
High-k/ metal-gate stack work-function tuning by rare-earth capping layers: Interface dipole or bulk charge?
The transistor VT tuning mechanism in metal-gate/high-k (MG/HK) gate stack doped with rare-earth elements (Dysprosium or Dy in this work) is studied in transistors fabricated by either a gate-first or a gate-last approach. Except the commonly believed interface dipole, this work provides additional evidence that the bulk trapping charges can also play an important role in determining the device VT for above-mentioned gate stacks. It is thus suggested that careful design of capping layer thickness as well as the thermal budget for intermixing the capping layer with host dielectrics are necessary to eliminate the impact from bulk trapping charges to the device performance.