一种用于低功率2.4GHz应用的差动有源电感性能控制新方法

2010 IEEE International Conference on Integrated Circuit Design and Technology Pub Date : 2010-06-02 DOI:10.1109/ICICDT.2010.5510245

François Belmas, F. Hameau, J. Fournier

{"title":"一种用于低功率2.4GHz应用的差动有源电感性能控制新方法","authors":"François Belmas, F. Hameau, J. Fournier","doi":"10.1109/ICICDT.2010.5510245","DOIUrl":null,"url":null,"abstract":"In this paper we present a new method for controlling the performance of a Differential Active Inductor (DAI) used as resonating output load of an RF amplifier and working at Ultra Low Power (ULP) consumption. A new solution is proposed for linearity improvement without extra power consumption and without SNR degradation. For a given impedance value at the resonance frequency of the DAI (corresponding to a given amplifier gain), tradeoff between quality factor Q and IIP3 is highlighted. Then, an optimization method is proposed which takes into account the power consumption. A simulated DAI presents -2.7 dBm IIP3, 40nV/Hz noise voltage density and almost 3.0kΩ load at the resonance frequency of 2.45GHz. The total power consumption is 0.8 mW under 1V power supply of a 65nm CMOS technology, and the circuit occupies 0.0012 mm² of silicon area.","PeriodicalId":187361,"journal":{"name":"2010 IEEE International Conference on Integrated Circuit Design and Technology","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A new method for performance control of a differential active inductor for low power 2.4GHz applications\",\"authors\":\"François Belmas, F. Hameau, J. Fournier\",\"doi\":\"10.1109/ICICDT.2010.5510245\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a new method for controlling the performance of a Differential Active Inductor (DAI) used as resonating output load of an RF amplifier and working at Ultra Low Power (ULP) consumption. A new solution is proposed for linearity improvement without extra power consumption and without SNR degradation. For a given impedance value at the resonance frequency of the DAI (corresponding to a given amplifier gain), tradeoff between quality factor Q and IIP3 is highlighted. Then, an optimization method is proposed which takes into account the power consumption. A simulated DAI presents -2.7 dBm IIP3, 40nV/Hz noise voltage density and almost 3.0kΩ load at the resonance frequency of 2.45GHz. The total power consumption is 0.8 mW under 1V power supply of a 65nm CMOS technology, and the circuit occupies 0.0012 mm² of silicon area.\",\"PeriodicalId\":187361,\"journal\":{\"name\":\"2010 IEEE International Conference on Integrated Circuit Design and Technology\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International Conference on Integrated Circuit Design and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2010.5510245\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Conference on Integrated Circuit Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2010.5510245","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一种控制超低功耗(ULP)下射频放大器谐振输出负载差动有源电感(DAI)性能的方法。提出了一种不需要额外功耗和信噪比降低的线性度改善方案。对于DAI谐振频率处的给定阻抗值(对应于给定放大器增益)，强调了质量因数Q和IIP3之间的权衡。在此基础上，提出了一种考虑功耗的优化方法。在2.45GHz谐振频率下，仿真DAI的IIP3为-2.7 dBm，噪声电压密度为40nV/Hz，负载几乎为3.0kΩ。在65nm CMOS技术1V电源下，总功耗为0.8 mW，电路占地0.0012 mm²的硅面积。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A new method for performance control of a differential active inductor for low power 2.4GHz applications

In this paper we present a new method for controlling the performance of a Differential Active Inductor (DAI) used as resonating output load of an RF amplifier and working at Ultra Low Power (ULP) consumption. A new solution is proposed for linearity improvement without extra power consumption and without SNR degradation. For a given impedance value at the resonance frequency of the DAI (corresponding to a given amplifier gain), tradeoff between quality factor Q and IIP3 is highlighted. Then, an optimization method is proposed which takes into account the power consumption. A simulated DAI presents -2.7 dBm IIP3, 40nV/Hz noise voltage density and almost 3.0kΩ load at the resonance frequency of 2.45GHz. The total power consumption is 0.8 mW under 1V power supply of a 65nm CMOS technology, and the circuit occupies 0.0012 mm² of silicon area.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 IEEE International Conference on Integrated Circuit Design and Technology

自引率

0.00%

发文量