新封装技术和材料的鉴定方法的基准

Curtis Grosskopf, Feng Xue, David Locker, Sven Thomas, Jiayu Zheng, M. Tsuriya
{"title":"新封装技术和材料的鉴定方法的基准","authors":"Curtis Grosskopf, Feng Xue, David Locker, Sven Thomas, Jiayu Zheng, M. Tsuriya","doi":"10.23919/ICEP.2019.8733426","DOIUrl":null,"url":null,"abstract":"In common industrial practices, new integrated circuit (IC) package technologies are qualified using procedures and test conditions based on experience with the most similar technology previously qualified. While previous experience is important to consider, it cannot be the only criterion. Relying too much on experience may result in overlooking new failure modes and/or new wear out mechanisms. Current test standards may not capture the reliability risk in the new package or may overstress the technology in the new package. On the other hand, lack of understanding of the assembly processes, application environments, and use conditions of all potential end-users versus targeted end-users poses challenges when developing the appropriate reliability test plan for new package technologies/materials. With shorter development cycle time and more frequent introduction of new package technologies, a thorough qualification methodology is necessary to identify reliability weaknesses and prevent reliability escapes during the qualification of new package technologies and materials.Therefore, iNEMI conducted two industry surveys to assess potential gaps in common package qualification practices. The surveys were made available to the entire electronics supply chain, from device users to device suppliers, fabless device suppliers, design houses, package suppliers (OSAT), and fab suppliers. The surveys covered such topics as new package materials, new package technologies, end-user concerns, test conditions, new application spaces, and new qualification requirements. This paper discusses the findings generated from the survey results and presents the roadmap for developing a methodology for qualifying new package technology to address the gaps identified in the survey’s responses.","PeriodicalId":213025,"journal":{"name":"2019 International Conference on Electronics Packaging (ICEP)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Benchmarking of Qualification Methodologies for New Package Technologies and Materials\",\"authors\":\"Curtis Grosskopf, Feng Xue, David Locker, Sven Thomas, Jiayu Zheng, M. Tsuriya\",\"doi\":\"10.23919/ICEP.2019.8733426\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In common industrial practices, new integrated circuit (IC) package technologies are qualified using procedures and test conditions based on experience with the most similar technology previously qualified. While previous experience is important to consider, it cannot be the only criterion. Relying too much on experience may result in overlooking new failure modes and/or new wear out mechanisms. Current test standards may not capture the reliability risk in the new package or may overstress the technology in the new package. On the other hand, lack of understanding of the assembly processes, application environments, and use conditions of all potential end-users versus targeted end-users poses challenges when developing the appropriate reliability test plan for new package technologies/materials. With shorter development cycle time and more frequent introduction of new package technologies, a thorough qualification methodology is necessary to identify reliability weaknesses and prevent reliability escapes during the qualification of new package technologies and materials.Therefore, iNEMI conducted two industry surveys to assess potential gaps in common package qualification practices. The surveys were made available to the entire electronics supply chain, from device users to device suppliers, fabless device suppliers, design houses, package suppliers (OSAT), and fab suppliers. The surveys covered such topics as new package materials, new package technologies, end-user concerns, test conditions, new application spaces, and new qualification requirements. This paper discusses the findings generated from the survey results and presents the roadmap for developing a methodology for qualifying new package technology to address the gaps identified in the survey’s responses.\",\"PeriodicalId\":213025,\"journal\":{\"name\":\"2019 International Conference on Electronics Packaging (ICEP)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Electronics Packaging (ICEP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/ICEP.2019.8733426\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Electronics Packaging (ICEP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ICEP.2019.8733426","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在常见的工业实践中,新的集成电路(IC)封装技术是根据以前最相似的技术的经验来确定使用程序和测试条件的。虽然以前的经验很重要,但它不能是唯一的标准。过于依赖经验可能会导致忽视新的失效模式和/或新的磨损机制。当前的测试标准可能无法捕获新封装中的可靠性风险,或者可能过度强调新封装中的技术。另一方面,缺乏对所有潜在最终用户与目标最终用户的组装过程、应用环境和使用条件的理解,在为新封装技术/材料制定适当的可靠性测试计划时,会带来挑战。随着开发周期的缩短和新封装技术的频繁引入,在新封装技术和材料的认证过程中,需要一种全面的认证方法来识别可靠性弱点,防止可靠性逃逸。因此,iNEMI进行了两次行业调查,以评估共同包装认证实践中的潜在差距。这些调查面向整个电子供应链,从设备用户到设备供应商、无晶圆厂设备供应商、设计公司、封装供应商(OSAT)和晶圆厂供应商。调查涵盖了诸如新的封装材料、新的封装技术、最终用户关注的问题、测试条件、新的应用空间和新的资格要求等主题。本文讨论了从调查结果中产生的发现,并提出了开发一种方法的路线图,用于确定新的封装技术,以解决调查回应中确定的差距。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Benchmarking of Qualification Methodologies for New Package Technologies and Materials
In common industrial practices, new integrated circuit (IC) package technologies are qualified using procedures and test conditions based on experience with the most similar technology previously qualified. While previous experience is important to consider, it cannot be the only criterion. Relying too much on experience may result in overlooking new failure modes and/or new wear out mechanisms. Current test standards may not capture the reliability risk in the new package or may overstress the technology in the new package. On the other hand, lack of understanding of the assembly processes, application environments, and use conditions of all potential end-users versus targeted end-users poses challenges when developing the appropriate reliability test plan for new package technologies/materials. With shorter development cycle time and more frequent introduction of new package technologies, a thorough qualification methodology is necessary to identify reliability weaknesses and prevent reliability escapes during the qualification of new package technologies and materials.Therefore, iNEMI conducted two industry surveys to assess potential gaps in common package qualification practices. The surveys were made available to the entire electronics supply chain, from device users to device suppliers, fabless device suppliers, design houses, package suppliers (OSAT), and fab suppliers. The surveys covered such topics as new package materials, new package technologies, end-user concerns, test conditions, new application spaces, and new qualification requirements. This paper discusses the findings generated from the survey results and presents the roadmap for developing a methodology for qualifying new package technology to address the gaps identified in the survey’s responses.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
From Package to System Thermal Characterization and Design of High Power 2.5-D IC Warpage and Simulation Analysis of Panel Level FO-WLCSP Using Equivalent CTE Room-temperature printing of CNTs-based flexible TFTs with high performance Optimization of Ag-Ag Direct Bonding for Wafer-Level Power Electronics Packaging via Design of Experiments A novel TLP bonding based on sub-micron Ga particles
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1