问:DRC还是DfM?答:FMEA和ROI

A. Balasinski
{"title":"问:DRC还是DfM?答:FMEA和ROI","authors":"A. Balasinski","doi":"10.1109/ISQED.2006.110","DOIUrl":null,"url":null,"abstract":"Design for manufacturability (DfM) is a design verification methodology linked to a set of requirements that can be perceived as gray area within the design rule check (DRC) approach based on rigid pass/fail criteria. This is because the DfM rules, unlike DRC, are not directly responsible for the functionality of individual devices, but are broadly scoped to address the die yield over the process corners. At the same time, all design rules are to ensure high performance and profit margins. Therefore, the distinction between DfM and DRC rules is often artificial and confusing. In this paper, we propose how to combine all design rules into one enforceable deck, regardless of their origin, and introduce an implementation cutoff lines decided by technology and business factors. This new methodology is based on the failure mode and effect analysis (FMEA) and return on investment (RoI). FMEA, involving the criticality, occurrence, and detectability of failure modes, is demonstrated for DfM rules focused on system on chip (SoC). The results are then correlated to those of the RoI approach for the same set of rules","PeriodicalId":138839,"journal":{"name":"7th International Symposium on Quality Electronic Design (ISQED'06)","volume":"248 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Question: DRC or DfM? Answer: FMEA and ROI\",\"authors\":\"A. Balasinski\",\"doi\":\"10.1109/ISQED.2006.110\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Design for manufacturability (DfM) is a design verification methodology linked to a set of requirements that can be perceived as gray area within the design rule check (DRC) approach based on rigid pass/fail criteria. This is because the DfM rules, unlike DRC, are not directly responsible for the functionality of individual devices, but are broadly scoped to address the die yield over the process corners. At the same time, all design rules are to ensure high performance and profit margins. Therefore, the distinction between DfM and DRC rules is often artificial and confusing. In this paper, we propose how to combine all design rules into one enforceable deck, regardless of their origin, and introduce an implementation cutoff lines decided by technology and business factors. This new methodology is based on the failure mode and effect analysis (FMEA) and return on investment (RoI). FMEA, involving the criticality, occurrence, and detectability of failure modes, is demonstrated for DfM rules focused on system on chip (SoC). The results are then correlated to those of the RoI approach for the same set of rules\",\"PeriodicalId\":138839,\"journal\":{\"name\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"volume\":\"248 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2006.110\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"7th International Symposium on Quality Electronic Design (ISQED'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2006.110","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

可制造性设计(DfM)是一种与一组需求相关联的设计验证方法,这些需求可以被视为基于严格的合格/不合格标准的设计规则检查(DRC)方法中的灰色区域。这是因为DfM规则与DRC不同,不直接负责单个设备的功能,而是广泛适用于解决工艺拐角的模具良率。同时,所有的设计规则都是为了保证高性能和利润率。因此,DfM和DRC规则之间的区别往往是人为的和令人困惑的。在本文中,我们提出了如何将所有设计规则组合成一个可执行的甲板,而不考虑它们的来源,并引入由技术和业务因素决定的实现断线。该方法以失效模式和影响分析(FMEA)和投资回报率(RoI)为基础。FMEA涉及故障模式的临界性、发生性和可检测性,并针对片上系统(SoC)的DfM规则进行了演示。然后将结果与同一组规则的RoI方法的结果相关联
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Question: DRC or DfM? Answer: FMEA and ROI
Design for manufacturability (DfM) is a design verification methodology linked to a set of requirements that can be perceived as gray area within the design rule check (DRC) approach based on rigid pass/fail criteria. This is because the DfM rules, unlike DRC, are not directly responsible for the functionality of individual devices, but are broadly scoped to address the die yield over the process corners. At the same time, all design rules are to ensure high performance and profit margins. Therefore, the distinction between DfM and DRC rules is often artificial and confusing. In this paper, we propose how to combine all design rules into one enforceable deck, regardless of their origin, and introduce an implementation cutoff lines decided by technology and business factors. This new methodology is based on the failure mode and effect analysis (FMEA) and return on investment (RoI). FMEA, involving the criticality, occurrence, and detectability of failure modes, is demonstrated for DfM rules focused on system on chip (SoC). The results are then correlated to those of the RoI approach for the same set of rules
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A DFM methodology to evaluate the impact of lithography conditions on the speed of critical paths in a VLSI circuit Power-aware test pattern generation for improved concurrency at the core level Compact reduced order modeling for multiple-port interconnects Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology Minimizing ohmic loss in future processor IR events
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1