2.9带动态负载调制的29dBm 18.5%峰值PAE毫米波数字功率放大器

K. Datta, H. Hashemi
{"title":"2.9带动态负载调制的29dBm 18.5%峰值PAE毫米波数字功率放大器","authors":"K. Datta, H. Hashemi","doi":"10.1109/ISSCC.2015.7062918","DOIUrl":null,"url":null,"abstract":"High speed, mm-Wave silicon transceivers with \"Watt-level\" output power have become necessary in recent years to support multi Gb/s communication protocols over realistic data-link lengths. However, efficient generation of power at mm-Waves is challenging in modern silicon processes with low breakdown voltages. Recent efforts have demonstrated \"Watt-level\" power generation using both silicon CMOS and HBT processes , but with <;10 % peak Power-Added-Efficiency (PAE) and without the ability to support modulation or power control efficiently. mm-Wave power DACs have been reported before, but with moderate output power (~ 24dBm) and low peak and average PAE (<;7%). This paper introduces a Watt-level mm-Wave digital power amplifier with significantly higher PAE at peak power level and back-off compared to existing state-of-the-art. Using highly efficient stacked Class-E amplifier unit cells, a 28.9dBm digital power amplifier is reported using a 0.13um SiGe HBT process with 18.4% peak PAE and 11% PAE at -6dB back-off with 8-level output amplitude control. Several innovative features like supply switch-less Class-E modulators to enable peak PAE, and a variable characteristic-impedance (Zchar) transmission-line-based dynamic load modulation network to maintain PAE under back-off have been demonstrated.","PeriodicalId":188403,"journal":{"name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","volume":"326 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":"{\"title\":\"2.9 A 29dBm 18.5% peak PAE mm-Wave digital power amplifier with dynamic load modulation\",\"authors\":\"K. Datta, H. Hashemi\",\"doi\":\"10.1109/ISSCC.2015.7062918\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High speed, mm-Wave silicon transceivers with \\\"Watt-level\\\" output power have become necessary in recent years to support multi Gb/s communication protocols over realistic data-link lengths. However, efficient generation of power at mm-Waves is challenging in modern silicon processes with low breakdown voltages. Recent efforts have demonstrated \\\"Watt-level\\\" power generation using both silicon CMOS and HBT processes , but with <;10 % peak Power-Added-Efficiency (PAE) and without the ability to support modulation or power control efficiently. mm-Wave power DACs have been reported before, but with moderate output power (~ 24dBm) and low peak and average PAE (<;7%). This paper introduces a Watt-level mm-Wave digital power amplifier with significantly higher PAE at peak power level and back-off compared to existing state-of-the-art. Using highly efficient stacked Class-E amplifier unit cells, a 28.9dBm digital power amplifier is reported using a 0.13um SiGe HBT process with 18.4% peak PAE and 11% PAE at -6dB back-off with 8-level output amplitude control. Several innovative features like supply switch-less Class-E modulators to enable peak PAE, and a variable characteristic-impedance (Zchar) transmission-line-based dynamic load modulation network to maintain PAE under back-off have been demonstrated.\",\"PeriodicalId\":188403,\"journal\":{\"name\":\"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers\",\"volume\":\"326 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"28\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2015.7062918\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2015.7062918","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

摘要

近年来,为了在实际数据链路长度上支持多Gb/s通信协议,具有“瓦级”输出功率的高速毫米波硅收发器已成为必要。然而,在低击穿电压的现代硅工艺中,毫米波高效发电是一项挑战。最近的努力已经证明了使用硅CMOS和HBT工艺的“瓦级”发电,但峰值功率附加效率(PAE) < 10%,并且没有能力有效地支持调制或功率控制。以前也报道过毫米波功率dac,但输出功率适中(~ 24dBm),峰值和平均PAE较低(< 7%)。本文介绍了一种瓦级毫米波数字功率放大器,与现有的先进技术相比,它在峰值功率电平和回退时具有更高的PAE。采用高效堆叠的e类放大器单元,采用0.13um SiGe HBT工艺,在8级输出幅度控制下,在-6dB后退时峰值PAE为18.4%,PAE为11%,实现28.9dBm数字功率放大器。一些创新的特性,如无开关供电的e类调制器,以实现峰值PAE,以及基于可变特性阻抗(Zchar)传输线的动态负载调制网络,以保持回退下的PAE。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
2.9 A 29dBm 18.5% peak PAE mm-Wave digital power amplifier with dynamic load modulation
High speed, mm-Wave silicon transceivers with "Watt-level" output power have become necessary in recent years to support multi Gb/s communication protocols over realistic data-link lengths. However, efficient generation of power at mm-Waves is challenging in modern silicon processes with low breakdown voltages. Recent efforts have demonstrated "Watt-level" power generation using both silicon CMOS and HBT processes , but with <;10 % peak Power-Added-Efficiency (PAE) and without the ability to support modulation or power control efficiently. mm-Wave power DACs have been reported before, but with moderate output power (~ 24dBm) and low peak and average PAE (<;7%). This paper introduces a Watt-level mm-Wave digital power amplifier with significantly higher PAE at peak power level and back-off compared to existing state-of-the-art. Using highly efficient stacked Class-E amplifier unit cells, a 28.9dBm digital power amplifier is reported using a 0.13um SiGe HBT process with 18.4% peak PAE and 11% PAE at -6dB back-off with 8-level output amplitude control. Several innovative features like supply switch-less Class-E modulators to enable peak PAE, and a variable characteristic-impedance (Zchar) transmission-line-based dynamic load modulation network to maintain PAE under back-off have been demonstrated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
F2: Memory trends: From big data to wearable devices 13.6 A 600μW Bluetooth low-energy front-end receiver in 0.13μm CMOS technology 22.8 A 24-to-35Gb/s x4 VCSEL driver IC with multi-rate referenceless CDR in 0.13um SiGe BiCMOS 14.8 A 0.009mm2 2.06mW 32-to-2000MHz 2nd-order ΔΣ analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology 25.7 A 2.4GHz 4mW inductorless RF synthesizer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1