光电器件阵列倒装集成集成电路设计

F. Kiamilev, A. Krishnamoorthy, R. Rozier, J. Rieve, G. Aplin, C. Hull, R. Farbarik, R. Oettel
{"title":"光电器件阵列倒装集成集成电路设计","authors":"F. Kiamilev, A. Krishnamoorthy, R. Rozier, J. Rieve, G. Aplin, C. Hull, R. Farbarik, R. Oettel","doi":"10.1109/MCMC.1997.569363","DOIUrl":null,"url":null,"abstract":"Hybrid integration of optoelectronic devices, such as GaAs MQW modulators, to CMOS VLSI circuits provides the opportunity to design ICs that integrate millions of transistors and thousands of high-speed optical I/Os for high-performance computing and switching applications. One of the challenges in designing such large-scale ICs lies in the development of an efficient method for integrating existing VLSI circuit layouts with two-dimensional arrays of optoelectronic devices. This paper presents several such methods and describes their application.","PeriodicalId":412444,"journal":{"name":"Proceedings 1997 IEEE Multi-Chip Module Conference","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Design of ICs for flip-chip integration with optoelectronic device arrays\",\"authors\":\"F. Kiamilev, A. Krishnamoorthy, R. Rozier, J. Rieve, G. Aplin, C. Hull, R. Farbarik, R. Oettel\",\"doi\":\"10.1109/MCMC.1997.569363\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hybrid integration of optoelectronic devices, such as GaAs MQW modulators, to CMOS VLSI circuits provides the opportunity to design ICs that integrate millions of transistors and thousands of high-speed optical I/Os for high-performance computing and switching applications. One of the challenges in designing such large-scale ICs lies in the development of an efficient method for integrating existing VLSI circuit layouts with two-dimensional arrays of optoelectronic devices. This paper presents several such methods and describes their application.\",\"PeriodicalId\":412444,\"journal\":{\"name\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"volume\":\"83 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-02-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1997.569363\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1997 IEEE Multi-Chip Module Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1997.569363","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

光电器件(如GaAs MQW调制器)与CMOS VLSI电路的混合集成为设计集成了数百万个晶体管和数千个高速光学I/ o的ic提供了机会,用于高性能计算和开关应用。设计这种大规模集成电路的挑战之一在于开发一种有效的方法来集成现有的VLSI电路布局和光电子器件的二维阵列。本文介绍了几种这样的方法,并介绍了它们的应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of ICs for flip-chip integration with optoelectronic device arrays
Hybrid integration of optoelectronic devices, such as GaAs MQW modulators, to CMOS VLSI circuits provides the opportunity to design ICs that integrate millions of transistors and thousands of high-speed optical I/Os for high-performance computing and switching applications. One of the challenges in designing such large-scale ICs lies in the development of an efficient method for integrating existing VLSI circuit layouts with two-dimensional arrays of optoelectronic devices. This paper presents several such methods and describes their application.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Area I/O flip-chip packaging to minimize interconnect length Low cost test of MCMs using testable die carriers Multiscale thermal design of MCMs with high resolution unstructured adaptive simulation tools Modeling the frequency-dependent parameters of high-speed interconnects: a neural network approach High speed I/O buffer design for MCM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1