高电流晶体管封装非常低的导通电阻

T. Jonsson, C. Svensson, L. Drugge, Ghayathri Suriyamoorthy
{"title":"高电流晶体管封装非常低的导通电阻","authors":"T. Jonsson, C. Svensson, L. Drugge, Ghayathri Suriyamoorthy","doi":"10.23919/empc53418.2021.9584976","DOIUrl":null,"url":null,"abstract":"A high current, low voltage, single sided MOSFET device has been designed and experimentally verified. The device is based on a die fabricated in standard CMOS and a special package based on PCB technique fabricated in a standard PCB process. The transistor, its special package and its mounting on a mother board are carefully analyzed through simulation. The experimental verification indicates an on-resistance less than 0.5mohm, corresponding to a specific on-resistance of 6.7mohm-mm2.","PeriodicalId":348887,"journal":{"name":"2021 23rd European Microelectronics and Packaging Conference & Exhibition (EMPC)","volume":"91 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High current transistor packaging for very low on-resistance\",\"authors\":\"T. Jonsson, C. Svensson, L. Drugge, Ghayathri Suriyamoorthy\",\"doi\":\"10.23919/empc53418.2021.9584976\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A high current, low voltage, single sided MOSFET device has been designed and experimentally verified. The device is based on a die fabricated in standard CMOS and a special package based on PCB technique fabricated in a standard PCB process. The transistor, its special package and its mounting on a mother board are carefully analyzed through simulation. The experimental verification indicates an on-resistance less than 0.5mohm, corresponding to a specific on-resistance of 6.7mohm-mm2.\",\"PeriodicalId\":348887,\"journal\":{\"name\":\"2021 23rd European Microelectronics and Packaging Conference & Exhibition (EMPC)\",\"volume\":\"91 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 23rd European Microelectronics and Packaging Conference & Exhibition (EMPC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/empc53418.2021.9584976\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 23rd European Microelectronics and Packaging Conference & Exhibition (EMPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/empc53418.2021.9584976","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

设计了一种大电流、低电压的单侧MOSFET器件,并进行了实验验证。该器件基于标准CMOS制造的模具和基于标准PCB工艺制造的PCB技术的特殊封装。通过仿真详细分析了晶体管及其特殊封装及其在母板上的安装方式。实验验证表明导通电阻小于0.5mohm,对应的比导通电阻为6.7mohm-mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
High current transistor packaging for very low on-resistance
A high current, low voltage, single sided MOSFET device has been designed and experimentally verified. The device is based on a die fabricated in standard CMOS and a special package based on PCB technique fabricated in a standard PCB process. The transistor, its special package and its mounting on a mother board are carefully analyzed through simulation. The experimental verification indicates an on-resistance less than 0.5mohm, corresponding to a specific on-resistance of 6.7mohm-mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Throughput Optimization of a Sintering Die Attach Process Thermal Properties of Laser-induced Graphene Films Photothermally Scribed on Bare Polyimide Substrates Packaging Solution for RF SiP with on-top Integrated Antenna Development of a Quick Test for Conformal Coatings Properties of nano-composite SACX0307-(ZnO, TiO2) solders
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1