提高SiC功率器件抗短路时间的恒栅电荷缩放

M. Sampath, D. Morisette, J. A. Cooper
{"title":"提高SiC功率器件抗短路时间的恒栅电荷缩放","authors":"M. Sampath, D. Morisette, J. A. Cooper","doi":"10.1109/IRPS45951.2020.9128220","DOIUrl":null,"url":null,"abstract":"SiC unipolar power devices have ~350× lower drift region resistance than silicon devices at a given blocking voltage, but their higher power density reduces their short-circuit withstand time (SCWT). We propose to increase the SCWT of SiC MOSFETs and IGBTs by reducing their oxide thickness and gate drive voltage, keeping the gate charge and oxide field constant. This increases their SCWT with no impact on on-state or blocking performance, and requires no changes to existing designs or mask sets.","PeriodicalId":116002,"journal":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","volume":"207 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Constant-Gate-Charge Scaling for Increased Short-Circuit Withstand Time in SiC Power Devices\",\"authors\":\"M. Sampath, D. Morisette, J. A. Cooper\",\"doi\":\"10.1109/IRPS45951.2020.9128220\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SiC unipolar power devices have ~350× lower drift region resistance than silicon devices at a given blocking voltage, but their higher power density reduces their short-circuit withstand time (SCWT). We propose to increase the SCWT of SiC MOSFETs and IGBTs by reducing their oxide thickness and gate drive voltage, keeping the gate charge and oxide field constant. This increases their SCWT with no impact on on-state or blocking performance, and requires no changes to existing designs or mask sets.\",\"PeriodicalId\":116002,\"journal\":{\"name\":\"2020 IEEE International Reliability Physics Symposium (IRPS)\",\"volume\":\"207 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE International Reliability Physics Symposium (IRPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRPS45951.2020.9128220\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS45951.2020.9128220","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

在给定阻塞电压下,SiC单极功率器件的漂移区电阻比硅器件低约350倍,但其较高的功率密度降低了其耐短路时间(SCWT)。我们建议通过降低氧化层厚度和栅极驱动电压,保持栅极电荷和氧化场恒定来提高SiC mosfet和igbt的SCWT。这增加了它们的SCWT,而不影响状态或阻塞性能,并且不需要更改现有的设计或掩码集。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Constant-Gate-Charge Scaling for Increased Short-Circuit Withstand Time in SiC Power Devices
SiC unipolar power devices have ~350× lower drift region resistance than silicon devices at a given blocking voltage, but their higher power density reduces their short-circuit withstand time (SCWT). We propose to increase the SCWT of SiC MOSFETs and IGBTs by reducing their oxide thickness and gate drive voltage, keeping the gate charge and oxide field constant. This increases their SCWT with no impact on on-state or blocking performance, and requires no changes to existing designs or mask sets.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Quantum Mechanical Charge Trap Modeling to Explain BTI at Cryogenic Temperatures Ruggedness of SiC devices under extreme conditions Gate-Oxide Trapping Enabled Synaptic Logic Transistor Threshold Voltage Shift in a-Si:H Thin film Transistors under ESD stress Conditions Sub-nanosecond Reverse Recovery Measurement for ESD Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1