智能基板MCM系统的成本比较分析

H. Werkmann, B. Hofflinger
{"title":"智能基板MCM系统的成本比较分析","authors":"H. Werkmann, B. Hofflinger","doi":"10.1109/MCMC.1997.569361","DOIUrl":null,"url":null,"abstract":"A cost model for silicon-carrier based MCM systems is presented. The purpose of this cost model is the comparison of test methods for silicon carriers regarding passive substrates and active substrates with integrated test capabilities. Modular models of the different system fabrication steps are developed and combined to a model covering the whole fabrication process. Emphasis is put on the cost modules for substrate fabrication comparing active to passive silicon substrates and on the substrate and system test comparing different test approaches for silicon substrates using test circuitry integrated into an active silicon substrate and the test of passive silicon carriers with conventional test methods.","PeriodicalId":412444,"journal":{"name":"Proceedings 1997 IEEE Multi-Chip Module Conference","volume":"114 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Comparative cost analysis for smart-substrate MCM system\",\"authors\":\"H. Werkmann, B. Hofflinger\",\"doi\":\"10.1109/MCMC.1997.569361\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A cost model for silicon-carrier based MCM systems is presented. The purpose of this cost model is the comparison of test methods for silicon carriers regarding passive substrates and active substrates with integrated test capabilities. Modular models of the different system fabrication steps are developed and combined to a model covering the whole fabrication process. Emphasis is put on the cost modules for substrate fabrication comparing active to passive silicon substrates and on the substrate and system test comparing different test approaches for silicon substrates using test circuitry integrated into an active silicon substrate and the test of passive silicon carriers with conventional test methods.\",\"PeriodicalId\":412444,\"journal\":{\"name\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"volume\":\"114 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-02-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1997.569361\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1997 IEEE Multi-Chip Module Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1997.569361","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

提出了基于硅载流子的MCM系统的成本模型。本成本模型的目的是比较硅载流子的无源衬底和具有集成测试能力的有源衬底的测试方法。开发了不同系统制造步骤的模块化模型,并将其组合成一个涵盖整个制造过程的模型。重点放在衬底制造的成本模块,比较有源和无源硅衬底,衬底和系统测试,比较硅衬底的不同测试方法,使用集成到有源硅衬底的测试电路和使用传统测试方法测试无源硅载流子。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Comparative cost analysis for smart-substrate MCM system
A cost model for silicon-carrier based MCM systems is presented. The purpose of this cost model is the comparison of test methods for silicon carriers regarding passive substrates and active substrates with integrated test capabilities. Modular models of the different system fabrication steps are developed and combined to a model covering the whole fabrication process. Emphasis is put on the cost modules for substrate fabrication comparing active to passive silicon substrates and on the substrate and system test comparing different test approaches for silicon substrates using test circuitry integrated into an active silicon substrate and the test of passive silicon carriers with conventional test methods.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Area I/O flip-chip packaging to minimize interconnect length Low cost test of MCMs using testable die carriers Multiscale thermal design of MCMs with high resolution unstructured adaptive simulation tools Modeling the frequency-dependent parameters of high-speed interconnects: a neural network approach High speed I/O buffer design for MCM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1