低功耗3d集成固态硬盘(SSD)与自适应电压发生器

K. Takeuchi
{"title":"低功耗3d集成固态硬盘(SSD)与自适应电压发生器","authors":"K. Takeuchi","doi":"10.1109/IMW.2010.5488397","DOIUrl":null,"url":null,"abstract":"A 3D-integrated Solid-State Drive (SSD with an adaptive program-voltage generator is introduced. The proposed boost converter is composed of a spiral inductor, a high-voltage MOS circuit, and an adaptive-frequency and duty-cycle (AFD) controller. The 5 × 5mm2 spiral inductor is implemented in an interposer. The high-voltage MOS circuit is fabricated with a matured NAND flash process. The AFD controller is manufactured with a conventional 0.18um low-voltage CMOS process. The AFD controller dynamically optimizes clock frequencies and duty cycles at different values, depending on the output voltage. As a result, the power consumption, rising time, and circuit area of the program-voltage generator decreases by 88%, 73%, and 85%, respectively. The total power consumption of the NAND flash memory decreases by 68%.","PeriodicalId":149628,"journal":{"name":"2010 IEEE International Memory Workshop","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low power 3D-integrated Solid-State Drive (SSD) with adaptive voltage generator\",\"authors\":\"K. Takeuchi\",\"doi\":\"10.1109/IMW.2010.5488397\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 3D-integrated Solid-State Drive (SSD with an adaptive program-voltage generator is introduced. The proposed boost converter is composed of a spiral inductor, a high-voltage MOS circuit, and an adaptive-frequency and duty-cycle (AFD) controller. The 5 × 5mm2 spiral inductor is implemented in an interposer. The high-voltage MOS circuit is fabricated with a matured NAND flash process. The AFD controller is manufactured with a conventional 0.18um low-voltage CMOS process. The AFD controller dynamically optimizes clock frequencies and duty cycles at different values, depending on the output voltage. As a result, the power consumption, rising time, and circuit area of the program-voltage generator decreases by 88%, 73%, and 85%, respectively. The total power consumption of the NAND flash memory decreases by 68%.\",\"PeriodicalId\":149628,\"journal\":{\"name\":\"2010 IEEE International Memory Workshop\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-05-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International Memory Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMW.2010.5488397\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Memory Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW.2010.5488397","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种具有自适应程序电压发生器的三维集成固态硬盘(SSD)。该升压变换器由螺旋电感、高压MOS电路和自适应频率占空比(AFD)控制器组成。5 × 5mm2螺旋电感器在中间插孔中实现。采用成熟的NAND闪存工艺制备了高压MOS电路。AFD控制器采用传统的0.18um低压CMOS工艺制造。AFD控制器根据输出电压动态优化不同值的时钟频率和占空比。结果表明,程序电压发生器的功耗、上升时间和电路面积分别降低88%、73%和85%。NAND闪存的总功耗降低68%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Low power 3D-integrated Solid-State Drive (SSD) with adaptive voltage generator
A 3D-integrated Solid-State Drive (SSD with an adaptive program-voltage generator is introduced. The proposed boost converter is composed of a spiral inductor, a high-voltage MOS circuit, and an adaptive-frequency and duty-cycle (AFD) controller. The 5 × 5mm2 spiral inductor is implemented in an interposer. The high-voltage MOS circuit is fabricated with a matured NAND flash process. The AFD controller is manufactured with a conventional 0.18um low-voltage CMOS process. The AFD controller dynamically optimizes clock frequencies and duty cycles at different values, depending on the output voltage. As a result, the power consumption, rising time, and circuit area of the program-voltage generator decreases by 88%, 73%, and 85%, respectively. The total power consumption of the NAND flash memory decreases by 68%.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Experimental characterization of SET seasoning on Phase Change Memory arrays Flexible and transparent ReRAM with GZO-memory-layer and GZO-electrodes on large PEN sheet NBTI stress relaxation design for scaling high-voltage transistors in NAND Flash memories Exploration of rare earth materials for future interpoly dielectric replacement in Flash memory devices Technology challenges for deep-nano semiconductor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1