非规则缺陷模式cntfet的多尺度建模

M. Claus, D. Teich, S. Mothes, G. Seifert, M. Schroter
{"title":"非规则缺陷模式cntfet的多尺度建模","authors":"M. Claus, D. Teich, S. Mothes, G. Seifert, M. Schroter","doi":"10.1109/IWCE.2015.7301947","DOIUrl":null,"url":null,"abstract":"An important consideration in the design and reliability of circuits is the role of defects, impurities, and parameter fluctuations in affecting the transistor characteristics. Here, the impact of vacancies on CNTFET characteristics is studied by means of a multi-scale modeling and simulation framework. Very recently, defect densities of 0:02% up to 0:2% have been reported for different CNT samples. Therefore and in contrast to other simulation studies [1] at the device level, the impact of defects beyond the single defect limit is analyzed. Our atomistic simulation results suggest the developed defect model at the device level to be a reasonable approach. In addition, it has been shown that in contrast to a single defect, multiple defects lead to a larger variability of the device performance.","PeriodicalId":165023,"journal":{"name":"2015 International Workshop on Computational Electronics (IWCE)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Multiscale-modeling of CNTFETs with non-regular defect pattern\",\"authors\":\"M. Claus, D. Teich, S. Mothes, G. Seifert, M. Schroter\",\"doi\":\"10.1109/IWCE.2015.7301947\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An important consideration in the design and reliability of circuits is the role of defects, impurities, and parameter fluctuations in affecting the transistor characteristics. Here, the impact of vacancies on CNTFET characteristics is studied by means of a multi-scale modeling and simulation framework. Very recently, defect densities of 0:02% up to 0:2% have been reported for different CNT samples. Therefore and in contrast to other simulation studies [1] at the device level, the impact of defects beyond the single defect limit is analyzed. Our atomistic simulation results suggest the developed defect model at the device level to be a reasonable approach. In addition, it has been shown that in contrast to a single defect, multiple defects lead to a larger variability of the device performance.\",\"PeriodicalId\":165023,\"journal\":{\"name\":\"2015 International Workshop on Computational Electronics (IWCE)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Workshop on Computational Electronics (IWCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWCE.2015.7301947\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Workshop on Computational Electronics (IWCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWCE.2015.7301947","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

电路设计和可靠性中的一个重要考虑因素是缺陷、杂质和参数波动对晶体管特性的影响。本文采用多尺度建模和仿真框架,研究了空位对CNTFET特性的影响。最近,不同碳纳米管样品的缺陷密度为0:02%至0:2%。因此,与器件级的其他模拟研究[1]相比,本文分析了超出单个缺陷极限的缺陷的影响。我们的原子模拟结果表明,所建立的器件级缺陷模型是一种合理的方法。此外,已经表明,与单一缺陷相比,多个缺陷会导致器件性能的更大可变性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Multiscale-modeling of CNTFETs with non-regular defect pattern
An important consideration in the design and reliability of circuits is the role of defects, impurities, and parameter fluctuations in affecting the transistor characteristics. Here, the impact of vacancies on CNTFET characteristics is studied by means of a multi-scale modeling and simulation framework. Very recently, defect densities of 0:02% up to 0:2% have been reported for different CNT samples. Therefore and in contrast to other simulation studies [1] at the device level, the impact of defects beyond the single defect limit is analyzed. Our atomistic simulation results suggest the developed defect model at the device level to be a reasonable approach. In addition, it has been shown that in contrast to a single defect, multiple defects lead to a larger variability of the device performance.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Thermionic escape in quantum well solar cell GaN/InGaN/GaN disk-in-wire light emitters: polar vs. nonpolar orientations Mode space tight binding model for ultra-fast simulations of III-V nanowire MOSFETs and heterojunction TFETs Multi-scale modeling of metal-CNT interfaces I-V curves for cylinders embedded in P3HT
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1