在Si和Ge表面生长III/V层作为混合CMOS的直接晶圆键合路径

E. Uccelli, N. Daix, L. Czornomaz, D. Caimi, C. Rossel, M. Sousa, H. Siegwart, C. Marchiori, J. Hartmann, J. Fompeyrine
{"title":"在Si和Ge表面生长III/V层作为混合CMOS的直接晶圆键合路径","authors":"E. Uccelli, N. Daix, L. Czornomaz, D. Caimi, C. Rossel, M. Sousa, H. Siegwart, C. Marchiori, J. Hartmann, J. Fompeyrine","doi":"10.1109/ISTDM.2014.6874703","DOIUrl":null,"url":null,"abstract":"As Si-CMOS scaling has become increasingly challenging, III-V compound semiconductors such as InxGa1-xAs (x≥0.53) (InGaAs) are receiving much interest as channel material for nFET [1,2]. Together with SiGe as a pFET channel, they are considered as potential candidates to replace silicon for low power, high performance CMOS thanks to their better transport properties. A prerequisite in view of integration at VLSI scale is the formation of high quality III-V heterostructures on a silicon substrate to enable production on large size wafers.","PeriodicalId":371483,"journal":{"name":"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"III/V layer growth on Si and Ge surfaces for direct wafer bonding as a path for hybrid CMOS\",\"authors\":\"E. Uccelli, N. Daix, L. Czornomaz, D. Caimi, C. Rossel, M. Sousa, H. Siegwart, C. Marchiori, J. Hartmann, J. Fompeyrine\",\"doi\":\"10.1109/ISTDM.2014.6874703\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As Si-CMOS scaling has become increasingly challenging, III-V compound semiconductors such as InxGa1-xAs (x≥0.53) (InGaAs) are receiving much interest as channel material for nFET [1,2]. Together with SiGe as a pFET channel, they are considered as potential candidates to replace silicon for low power, high performance CMOS thanks to their better transport properties. A prerequisite in view of integration at VLSI scale is the formation of high quality III-V heterostructures on a silicon substrate to enable production on large size wafers.\",\"PeriodicalId\":371483,\"journal\":{\"name\":\"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISTDM.2014.6874703\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISTDM.2014.6874703","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

随着Si-CMOS缩放变得越来越具有挑战性,III-V化合物半导体,如InxGa1-xAs (x≥0.53)(InGaAs)作为nfeet的通道材料受到越来越多的关注[1,2]。与SiGe一起作为pet通道,由于其更好的传输特性,它们被认为是取代低功耗,高性能CMOS硅的潜在候选者。考虑到VLSI规模集成的先决条件是在硅衬底上形成高质量的III-V异质结构,以便在大尺寸晶圆上生产。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
III/V layer growth on Si and Ge surfaces for direct wafer bonding as a path for hybrid CMOS
As Si-CMOS scaling has become increasingly challenging, III-V compound semiconductors such as InxGa1-xAs (x≥0.53) (InGaAs) are receiving much interest as channel material for nFET [1,2]. Together with SiGe as a pFET channel, they are considered as potential candidates to replace silicon for low power, high performance CMOS thanks to their better transport properties. A prerequisite in view of integration at VLSI scale is the formation of high quality III-V heterostructures on a silicon substrate to enable production on large size wafers.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Direct band gap electroluminescence from bulk germanium at room temperature using an asymmetric metal/germanium/metal structure Extraction of GeSn absorption coefficients from photodetector response Effects of DC sputtering conditions on formation of Ge layers on Si substrates by sputter epitaxy method Low temperature growth of SiSn polycrystals with high Sn contents on insulating layers Study of Si-based Ge heteroepitaxy using RPCVD
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1