Jianhua Yin, Ian Chen, Rakesh Chokanathan, Suraj Gyawali, Yupei Du, Yuansong Wang, Xue Mei Liu, CT Lim, Wen Zhi Gao
{"title":"在产量提升过程中解决设计系统问题的良率改进方法","authors":"Jianhua Yin, Ian Chen, Rakesh Chokanathan, Suraj Gyawali, Yupei Du, Yuansong Wang, Xue Mei Liu, CT Lim, Wen Zhi Gao","doi":"10.1109/asmc54647.2022.9792517","DOIUrl":null,"url":null,"abstract":"Fast product yield learning rate is very critical to shorten the design to market cycle time, especially for mobile products with only 2~3-year product lifetime. Based on the typical yield learning curve as a function of a product’ life cycle, systematic defects resulting from the interaction between design and process may dominate product yield loss. Root cause identification and technical solutions of these systematics are very critical to achieve a significant improvement in the stage of production ramp-up stage. In this paper, a yield improvement methodology is presented to address design systematics and has been successfully deployed in multiple cases during volume ramp-up production in 14nm and beyond technology.","PeriodicalId":436890,"journal":{"name":"2022 33rd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Yield Improvement Methodology with addressing Design Systematics during Production Ramp-up\",\"authors\":\"Jianhua Yin, Ian Chen, Rakesh Chokanathan, Suraj Gyawali, Yupei Du, Yuansong Wang, Xue Mei Liu, CT Lim, Wen Zhi Gao\",\"doi\":\"10.1109/asmc54647.2022.9792517\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fast product yield learning rate is very critical to shorten the design to market cycle time, especially for mobile products with only 2~3-year product lifetime. Based on the typical yield learning curve as a function of a product’ life cycle, systematic defects resulting from the interaction between design and process may dominate product yield loss. Root cause identification and technical solutions of these systematics are very critical to achieve a significant improvement in the stage of production ramp-up stage. In this paper, a yield improvement methodology is presented to address design systematics and has been successfully deployed in multiple cases during volume ramp-up production in 14nm and beyond technology.\",\"PeriodicalId\":436890,\"journal\":{\"name\":\"2022 33rd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 33rd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/asmc54647.2022.9792517\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 33rd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asmc54647.2022.9792517","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Yield Improvement Methodology with addressing Design Systematics during Production Ramp-up
Fast product yield learning rate is very critical to shorten the design to market cycle time, especially for mobile products with only 2~3-year product lifetime. Based on the typical yield learning curve as a function of a product’ life cycle, systematic defects resulting from the interaction between design and process may dominate product yield loss. Root cause identification and technical solutions of these systematics are very critical to achieve a significant improvement in the stage of production ramp-up stage. In this paper, a yield improvement methodology is presented to address design systematics and has been successfully deployed in multiple cases during volume ramp-up production in 14nm and beyond technology.