Cosimo Gerardi, B. DeSalvo, S. Lombardo, Thierry Baron
{"title":"化学气相沉积法获得的硅纳米晶存储器的性能及其在非易失性存储器进一步扩展方面的潜力","authors":"Cosimo Gerardi, B. DeSalvo, S. Lombardo, Thierry Baron","doi":"10.1109/ICICDT.2004.1309902","DOIUrl":null,"url":null,"abstract":"We have fabricated nanocrystal memories both single cells and arrays by using low pressure chemical vapor deposition of silicon nanocrystals. The potentialities of nanocrystal memories are discussed both in terms of nanocrystal deposition and control dielectrics optimization. Excellent performances are achieved, showing that this technology shows potentialities for non volatile memory cell scaling. In addition we discuss the impact of the fluctuations in nanocrystals distribution on the scaling possibilities of these memories.","PeriodicalId":158994,"journal":{"name":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Performances of Si nanocrystal memories obtained by by CVD and their potentialities to further scaling of non-volatile memories\",\"authors\":\"Cosimo Gerardi, B. DeSalvo, S. Lombardo, Thierry Baron\",\"doi\":\"10.1109/ICICDT.2004.1309902\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have fabricated nanocrystal memories both single cells and arrays by using low pressure chemical vapor deposition of silicon nanocrystals. The potentialities of nanocrystal memories are discussed both in terms of nanocrystal deposition and control dielectrics optimization. Excellent performances are achieved, showing that this technology shows potentialities for non volatile memory cell scaling. In addition we discuss the impact of the fluctuations in nanocrystals distribution on the scaling possibilities of these memories.\",\"PeriodicalId\":158994,\"journal\":{\"name\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-10-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2004.1309902\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2004.1309902","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Performances of Si nanocrystal memories obtained by by CVD and their potentialities to further scaling of non-volatile memories
We have fabricated nanocrystal memories both single cells and arrays by using low pressure chemical vapor deposition of silicon nanocrystals. The potentialities of nanocrystal memories are discussed both in terms of nanocrystal deposition and control dielectrics optimization. Excellent performances are achieved, showing that this technology shows potentialities for non volatile memory cell scaling. In addition we discuss the impact of the fluctuations in nanocrystals distribution on the scaling possibilities of these memories.