毫米波范围内寄生电容对钝化InAlAs/InGaAs hemt性能的影响

O. Schuler, H. Fourre, R. Fauquembergue, A. Cappy
{"title":"毫米波范围内寄生电容对钝化InAlAs/InGaAs hemt性能的影响","authors":"O. Schuler, H. Fourre, R. Fauquembergue, A. Cappy","doi":"10.1109/ICIPRM.1996.492332","DOIUrl":null,"url":null,"abstract":"High performance in the millimeter wave range have been already reported for InAlAs/InGaAs High Electron Mobility Transistors (HEMTs) on InP substrates. High frequency performance is essentially limited by two elements : the feedback capacitance Cgd and the gate resistance Rg. On the first hand, many different gate geometries such as T-gate or /spl Gamma/-gate have been developed to improve Rg. On the other hand, for operation stability and better reliability of MMIC's using HEMTs, devices must be coated with a dielectric layer. However, the passivation layer increases the parasitic capacitances and then, decreases the device performance. In this paper, we present a study of the influence of parasitic capacitances such as feedback capacitance on the high-frequency characteristics of InP-based HEMTs with T-gate supported by a Si/sub 3/N/sub 4/ passivation layer. Extraction of S-parameters from 1 to 40 GHz, and noise measurement at 94 GHz have been performed on 0.12-0.15 /spl mu/m gate length samples. First, we investigate the consequence of the cap layer underetch on the parasitic capacitances. Secondly, the effect of the dielectric coating layer under the top of the T-gate is examined.","PeriodicalId":268278,"journal":{"name":"Proceedings of 8th International Conference on Indium Phosphide and Related Materials","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-04-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Influence of parasitic capacitances on the performance of passivated InAlAs/InGaAs HEMTs in the millimeter wave range\",\"authors\":\"O. Schuler, H. Fourre, R. Fauquembergue, A. Cappy\",\"doi\":\"10.1109/ICIPRM.1996.492332\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High performance in the millimeter wave range have been already reported for InAlAs/InGaAs High Electron Mobility Transistors (HEMTs) on InP substrates. High frequency performance is essentially limited by two elements : the feedback capacitance Cgd and the gate resistance Rg. On the first hand, many different gate geometries such as T-gate or /spl Gamma/-gate have been developed to improve Rg. On the other hand, for operation stability and better reliability of MMIC's using HEMTs, devices must be coated with a dielectric layer. However, the passivation layer increases the parasitic capacitances and then, decreases the device performance. In this paper, we present a study of the influence of parasitic capacitances such as feedback capacitance on the high-frequency characteristics of InP-based HEMTs with T-gate supported by a Si/sub 3/N/sub 4/ passivation layer. Extraction of S-parameters from 1 to 40 GHz, and noise measurement at 94 GHz have been performed on 0.12-0.15 /spl mu/m gate length samples. First, we investigate the consequence of the cap layer underetch on the parasitic capacitances. Secondly, the effect of the dielectric coating layer under the top of the T-gate is examined.\",\"PeriodicalId\":268278,\"journal\":{\"name\":\"Proceedings of 8th International Conference on Indium Phosphide and Related Materials\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-04-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 8th International Conference on Indium Phosphide and Related Materials\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.1996.492332\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 8th International Conference on Indium Phosphide and Related Materials","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.1996.492332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

在InP衬底上的InAlAs/InGaAs高电子迁移率晶体管(hemt)在毫米波范围内的高性能已经被报道。高频性能主要受两个因素的限制:反馈电容Cgd和栅极电阻Rg。一方面,许多不同的栅极几何形状,如t栅极或/spl伽玛栅极已被开发以改善Rg。另一方面,为了保证使用hemt的MMIC的工作稳定性和更高的可靠性,器件必须涂覆一层介电层。然而,钝化层增加了寄生电容,从而降低了器件的性能。在本文中,我们研究了寄生电容如反馈电容对由Si/sub 3/N/sub 4/钝化层支撑t栅极的inp基hemt高频特性的影响。在0.12-0.15 /spl mu/m栅极长度样品上进行了1 ~ 40 GHz s参数提取和94 GHz噪声测量。首先,我们研究了腐蚀下的帽层对寄生电容的影响。其次,考察了t型栅极顶部下的介质涂层的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Influence of parasitic capacitances on the performance of passivated InAlAs/InGaAs HEMTs in the millimeter wave range
High performance in the millimeter wave range have been already reported for InAlAs/InGaAs High Electron Mobility Transistors (HEMTs) on InP substrates. High frequency performance is essentially limited by two elements : the feedback capacitance Cgd and the gate resistance Rg. On the first hand, many different gate geometries such as T-gate or /spl Gamma/-gate have been developed to improve Rg. On the other hand, for operation stability and better reliability of MMIC's using HEMTs, devices must be coated with a dielectric layer. However, the passivation layer increases the parasitic capacitances and then, decreases the device performance. In this paper, we present a study of the influence of parasitic capacitances such as feedback capacitance on the high-frequency characteristics of InP-based HEMTs with T-gate supported by a Si/sub 3/N/sub 4/ passivation layer. Extraction of S-parameters from 1 to 40 GHz, and noise measurement at 94 GHz have been performed on 0.12-0.15 /spl mu/m gate length samples. First, we investigate the consequence of the cap layer underetch on the parasitic capacitances. Secondly, the effect of the dielectric coating layer under the top of the T-gate is examined.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
In-situ surface preparation of InP-based semiconductors prior to direct UVCVD silicon nitride deposition for passivation purposes An unified GSMBE growth model for GaInAsP on InP and GaAs Growth of Al/sub 0.48/In/sub 0.52/As/Ga/sub 0.47/In/sub 0.53/As heterostructures lattice relaxed on GaAs and lattice matched on InP Active circulator MMIC in CPW technology using quarter micron InAlAs/InGaAs/InP HFETs Realisation of silicon based dielectrics anti-resonant reflecting optical waveguide (ARROW) on InP by photochemical deposition
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1