一个确定性的,最小路由算法的环形,矩形蜂窝拓扑使用一个2元的相对地址

Alexander Fell, S. Nandy, R. Narayan
{"title":"一个确定性的,最小路由算法的环形,矩形蜂窝拓扑使用一个2元的相对地址","authors":"Alexander Fell, S. Nandy, R. Narayan","doi":"10.1109/SOCC.2015.7406938","DOIUrl":null,"url":null,"abstract":"The topology and channel width in Network-on-Chips (NoC) impacts the throughput and latency and therefore the area of deployment. In this paper an NoC based on a three dimensional, toroidal rectangular honeycomb topology using a two tupled (x, y) address, is discussed. It employs a minimal and deterministic routing algorithm utilizing Virtual Channels (VC) to be deadlock free. The performance of this topology is analyzed by integrating the NoC into a multi-core Coarse Grained Reconfigurable Architecture (CGRA) called REDEFINE [1], [2] executing real-life applications such as CRC, AES and ECP. Further the area and power consumptions of NoC routers integrated in honeycomb, mesh and hexagonal/triangular topologies are compared. The results show that a honeycomb topology with its lowest degree, does not always perform worst when compared to the other topologies as suggested by synthetic traffic generators. This can lead to an efficient System-on-Chip (SoC) design in which area and power is reduced by approximately 11% and 7% respectively when compared to an NoC with a mesh topology.","PeriodicalId":329464,"journal":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address\",\"authors\":\"Alexander Fell, S. Nandy, R. Narayan\",\"doi\":\"10.1109/SOCC.2015.7406938\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The topology and channel width in Network-on-Chips (NoC) impacts the throughput and latency and therefore the area of deployment. In this paper an NoC based on a three dimensional, toroidal rectangular honeycomb topology using a two tupled (x, y) address, is discussed. It employs a minimal and deterministic routing algorithm utilizing Virtual Channels (VC) to be deadlock free. The performance of this topology is analyzed by integrating the NoC into a multi-core Coarse Grained Reconfigurable Architecture (CGRA) called REDEFINE [1], [2] executing real-life applications such as CRC, AES and ECP. Further the area and power consumptions of NoC routers integrated in honeycomb, mesh and hexagonal/triangular topologies are compared. The results show that a honeycomb topology with its lowest degree, does not always perform worst when compared to the other topologies as suggested by synthetic traffic generators. This can lead to an efficient System-on-Chip (SoC) design in which area and power is reduced by approximately 11% and 7% respectively when compared to an NoC with a mesh topology.\",\"PeriodicalId\":329464,\"journal\":{\"name\":\"2015 28th IEEE International System-on-Chip Conference (SOCC)\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 28th IEEE International System-on-Chip Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC.2015.7406938\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 28th IEEE International System-on-Chip Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2015.7406938","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

片上网络(NoC)中的拓扑结构和通道宽度会影响吞吐量和延迟,从而影响部署面积。本文讨论了一种基于二维(x, y)地址的三维环形矩形蜂窝拓扑结构的NoC。它采用了一种最小和确定性的路由算法,利用虚拟通道(VC)来避免死锁。通过将NoC集成到称为redefined的多核粗粒度可重构架构(CGRA)中来分析该拓扑的性能[1],[2]执行实际应用,如CRC, AES和ECP。此外,还比较了蜂窝、网格和六边形/三角形拓扑集成的NoC路由器的面积和功耗。研究结果表明,蜂窝拓扑的性能并不总是最差的,但蜂窝拓扑的度是最低的。这可以实现高效的片上系统(SoC)设计,与具有网状拓扑的NoC相比,其面积和功耗分别减少了约11%和7%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address
The topology and channel width in Network-on-Chips (NoC) impacts the throughput and latency and therefore the area of deployment. In this paper an NoC based on a three dimensional, toroidal rectangular honeycomb topology using a two tupled (x, y) address, is discussed. It employs a minimal and deterministic routing algorithm utilizing Virtual Channels (VC) to be deadlock free. The performance of this topology is analyzed by integrating the NoC into a multi-core Coarse Grained Reconfigurable Architecture (CGRA) called REDEFINE [1], [2] executing real-life applications such as CRC, AES and ECP. Further the area and power consumptions of NoC routers integrated in honeycomb, mesh and hexagonal/triangular topologies are compared. The results show that a honeycomb topology with its lowest degree, does not always perform worst when compared to the other topologies as suggested by synthetic traffic generators. This can lead to an efficient System-on-Chip (SoC) design in which area and power is reduced by approximately 11% and 7% respectively when compared to an NoC with a mesh topology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1