关于屈服和局部设计规则松弛的一些结果

J. Crépeau, C. Thibeault, Y. Savaria
{"title":"关于屈服和局部设计规则松弛的一些结果","authors":"J. Crépeau, C. Thibeault, Y. Savaria","doi":"10.1109/DFTVS.1993.595745","DOIUrl":null,"url":null,"abstract":"The authors study the influence of the line separation in a bus structure on a circuit cost. This structure was selected because it is easy to analyze and yet widely used. Using an analytical model, It is shown that an optimal design rule exists and how the gains obtained by using this optimal design rule depend on the bus length, the defect size distribution exponent and the clustering parameter. Some of the conclusions apply more generally to the problem of realizing design rules in an integrated circuit.","PeriodicalId":213798,"journal":{"name":"Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Some results on yield and local design rule relaxation\",\"authors\":\"J. Crépeau, C. Thibeault, Y. Savaria\",\"doi\":\"10.1109/DFTVS.1993.595745\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors study the influence of the line separation in a bus structure on a circuit cost. This structure was selected because it is easy to analyze and yet widely used. Using an analytical model, It is shown that an optimal design rule exists and how the gains obtained by using this optimal design rule depend on the bus length, the defect size distribution exponent and the clustering parameter. Some of the conclusions apply more generally to the problem of realizing design rules in an integrated circuit.\",\"PeriodicalId\":213798,\"journal\":{\"name\":\"Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-10-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFTVS.1993.595745\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.1993.595745","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

研究了母线结构中线路分离对电路成本的影响。之所以选择这种结构,是因为它易于分析,而且被广泛使用。利用解析模型,证明了优化设计规则的存在,以及优化设计规则所获得的增益与母线长度、缺陷尺寸分布指数和聚类参数有关。有些结论更适用于在集成电路中实现设计规则的问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Some results on yield and local design rule relaxation
The authors study the influence of the line separation in a bus structure on a circuit cost. This structure was selected because it is easy to analyze and yet widely used. Using an analytical model, It is shown that an optimal design rule exists and how the gains obtained by using this optimal design rule depend on the bus length, the defect size distribution exponent and the clustering parameter. Some of the conclusions apply more generally to the problem of realizing design rules in an integrated circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The T9 transputer: A practical example of the application of standard test techniques Fault detection in sequential circuits through functional testing A highly testable 1-out-of-3 CMOS checker System level policies for fault tolerance issues in the FERMI project Topological optimization of PLAs for yield enhancement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1