深垂直互联接入故障隔离新技术

T. P. Chua, C. H. Chong, K. Liew
{"title":"深垂直互联接入故障隔离新技术","authors":"T. P. Chua, C. H. Chong, K. Liew","doi":"10.1109/IPFA.2014.6898143","DOIUrl":null,"url":null,"abstract":"Deep Vertical Interconnect Access (DVIA) was developed in the semiconductor industry for high performance technique which used to create advanced packages and advance integrated circuits. With its physically large diameter (~15um)and depth (~60um) substantial hours will be needed to mill entire DVI using Focosed Ion Beam (FIB) upon locating the failing DVIA. Thermally Induced Voltage Alterations (TIVA) technique has demonstrated significant capability for DVIA fault isolation. We had successfully narrow down failing DVIA inspection area to ~10um and manage to reduce FIB usage time from 4hrs to 2hrs. Save 50% on FIB usage time with novel technique for DVIA fault isolation.","PeriodicalId":409316,"journal":{"name":"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Novel technique for deep vertical interconnect access fault isolation\",\"authors\":\"T. P. Chua, C. H. Chong, K. Liew\",\"doi\":\"10.1109/IPFA.2014.6898143\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Deep Vertical Interconnect Access (DVIA) was developed in the semiconductor industry for high performance technique which used to create advanced packages and advance integrated circuits. With its physically large diameter (~15um)and depth (~60um) substantial hours will be needed to mill entire DVI using Focosed Ion Beam (FIB) upon locating the failing DVIA. Thermally Induced Voltage Alterations (TIVA) technique has demonstrated significant capability for DVIA fault isolation. We had successfully narrow down failing DVIA inspection area to ~10um and manage to reduce FIB usage time from 4hrs to 2hrs. Save 50% on FIB usage time with novel technique for DVIA fault isolation.\",\"PeriodicalId\":409316,\"journal\":{\"name\":\"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.2014.6898143\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2014.6898143","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

深垂直互连访问(DVIA)是在半导体行业开发的高性能技术,用于创建先进的封装和先进的集成电路。由于其物理上的大直径(~15um)和深度(~60um),在定位故障的DVIA时,使用聚焦离子束(FIB)研磨整个DVI将需要大量时间。热感应电压变化(TIVA)技术在DVIA故障隔离方面具有重要的作用。我们成功地将失败的DVIA检查区域缩小到~10um,并设法将FIB使用时间从4小时减少到2小时。采用新颖的DVIA故障隔离技术,节省FIB使用时间50%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Novel technique for deep vertical interconnect access fault isolation
Deep Vertical Interconnect Access (DVIA) was developed in the semiconductor industry for high performance technique which used to create advanced packages and advance integrated circuits. With its physically large diameter (~15um)and depth (~60um) substantial hours will be needed to mill entire DVI using Focosed Ion Beam (FIB) upon locating the failing DVIA. Thermally Induced Voltage Alterations (TIVA) technique has demonstrated significant capability for DVIA fault isolation. We had successfully narrow down failing DVIA inspection area to ~10um and manage to reduce FIB usage time from 4hrs to 2hrs. Save 50% on FIB usage time with novel technique for DVIA fault isolation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
On-chip device and circuit diagnostics on advanced technology nodes by nanoprobing Study and mechanism of static scanning laser fault isolation on embed SRAM function fail Detailed package failure analysis on short failures after high temperature storage Hot carrier injection on back biasing double-gate FinFET with 10 and 25-nm fin width Gate oxide rupture localization by photon emission microscopy with the combination of Lock-in IR-OBIRCH
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1