Ming‐Jiue Yu, Ruei-Ping Lin, Yu-Hong Chang, T. Hou
{"title":"可靠的高压非晶InGaZnO TFT,用于单片3D集成","authors":"Ming‐Jiue Yu, Ruei-Ping Lin, Yu-Hong Chang, T. Hou","doi":"10.1109/VLSI-TSA.2016.7480525","DOIUrl":null,"url":null,"abstract":"The wide band-gap a-IGZO is a promising channel material to realize high-voltage transistors that can be easily integrated on logic ICs by low-temperature 3D stacking. This monolithic 3D integration would enable on-chip power management to improve power consumption and integration density. We report a high-voltage a-IGZO TFT with the high-k Al2O3 gate dielectric. By using a low-temperature process below 200 °C, excellent transistor characteristics, including a current on/off ratio of 109, steep subthreshold swing of 0.1 V/decade, high breakdown voltage of 45 V, and robust bias stress reliability have been demonstrated.","PeriodicalId":441941,"journal":{"name":"2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","volume":"104 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Reliable high-voltage amorphous InGaZnO TFT for monolithic 3D integration\",\"authors\":\"Ming‐Jiue Yu, Ruei-Ping Lin, Yu-Hong Chang, T. Hou\",\"doi\":\"10.1109/VLSI-TSA.2016.7480525\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The wide band-gap a-IGZO is a promising channel material to realize high-voltage transistors that can be easily integrated on logic ICs by low-temperature 3D stacking. This monolithic 3D integration would enable on-chip power management to improve power consumption and integration density. We report a high-voltage a-IGZO TFT with the high-k Al2O3 gate dielectric. By using a low-temperature process below 200 °C, excellent transistor characteristics, including a current on/off ratio of 109, steep subthreshold swing of 0.1 V/decade, high breakdown voltage of 45 V, and robust bias stress reliability have been demonstrated.\",\"PeriodicalId\":441941,\"journal\":{\"name\":\"2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)\",\"volume\":\"104 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-TSA.2016.7480525\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2016.7480525","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Reliable high-voltage amorphous InGaZnO TFT for monolithic 3D integration
The wide band-gap a-IGZO is a promising channel material to realize high-voltage transistors that can be easily integrated on logic ICs by low-temperature 3D stacking. This monolithic 3D integration would enable on-chip power management to improve power consumption and integration density. We report a high-voltage a-IGZO TFT with the high-k Al2O3 gate dielectric. By using a low-temperature process below 200 °C, excellent transistor characteristics, including a current on/off ratio of 109, steep subthreshold swing of 0.1 V/decade, high breakdown voltage of 45 V, and robust bias stress reliability have been demonstrated.