基于内置自测的精确内存位图:挑战与解决方案

Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay
{"title":"基于内置自测的精确内存位图:挑战与解决方案","authors":"Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay","doi":"10.1109/IPFA47161.2019.8984869","DOIUrl":null,"url":null,"abstract":"Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.","PeriodicalId":169775,"journal":{"name":"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Accurate Memory Bitmapping based on Built-in Self-Test: Challenges and Solutions\",\"authors\":\"Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay\",\"doi\":\"10.1109/IPFA47161.2019.8984869\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.\",\"PeriodicalId\":169775,\"journal\":{\"name\":\"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA47161.2019.8984869\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA47161.2019.8984869","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

位图通常是指在物理检查之前对内存缺陷进行定位。随着嵌入式存储器在现代硅片(SoC)中的广泛应用,存储器内置自检(MBIST)成为访问和评估存储器单元的唯一手段。在发生故障时,缺陷隔离的准确性在很大程度上取决于MBIST诊断的质量,以获得正确的故障细节。尽管启用诊断的工作流程已经很好地建立起来了,但是在实际实现过程中仍然存在一些挑战,这些挑战会导致本地化中的错误。根据作者的经验,本文试图突出可能关注的领域,并描述克服它们的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Accurate Memory Bitmapping based on Built-in Self-Test: Challenges and Solutions
Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
How To Determine Fluorine Contamination Level On A Normal Al Bondpad? Increased Fault Isolation Efficiency by Using Scan Cell Visualizer for Scan Chain Failures The Solutions of Bit Line Failure Analysis: Low kV E-Beam, EBAC and LVI Correlation Analysis and Characterization of Micromorphology and Optoelectronic Properties of SiO2/SiC in Pressure Sensor A Robust Dual Directional SCR without Current Saturation Effect for ESD Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1