Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay
{"title":"基于内置自测的精确内存位图:挑战与解决方案","authors":"Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay","doi":"10.1109/IPFA47161.2019.8984869","DOIUrl":null,"url":null,"abstract":"Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.","PeriodicalId":169775,"journal":{"name":"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Accurate Memory Bitmapping based on Built-in Self-Test: Challenges and Solutions\",\"authors\":\"Lin Zhao, Y. Ngow, S. Goh, Y. Chan, Hao Hu, F. Jeff, CC Tay\",\"doi\":\"10.1109/IPFA47161.2019.8984869\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.\",\"PeriodicalId\":169775,\"journal\":{\"name\":\"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA47161.2019.8984869\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA47161.2019.8984869","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Accurate Memory Bitmapping based on Built-in Self-Test: Challenges and Solutions
Bitmapping commonly refers to the localization of memory defects prior to physical inspection. With the pervasive use of embedded memories in modern silicon-on-chips (SoC), memory built-in self-tests (MBIST) become the only means to access and evaluate the memory cells. In the event of a failure, the accuracy of defect isolation depends heavily on the quality of MBIST diagnostic to acquire the correct failing details. Although the workflow to enable diagnostic is well established, challenges exist during actual implementations leading to errors in localization. Based upon the authors’ experiences, this paper seeks to highlight possible areas of concern and describe solutions to overcome them.