HD 180 FPS FPGA处理器生成具有清晰对象边界的深度图像

M. Miyama
{"title":"HD 180 FPS FPGA处理器生成具有清晰对象边界的深度图像","authors":"M. Miyama","doi":"10.1109/ISDCS.2019.8719096","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel fast method of depth image generation with super-pixels (SPs) that introduces a matching algorithm on SP basis, one-way check using only unidirectional disparities, and a cost filter on SP basis. In architecture design, an SP segmentation circuit that performs four iterations for whole image in one pass with four processing elements (PEs) is introduced. An SP-based stereo matching circuit is configured by serially connecting the same number of PEs as the maximum disparity, and performs parallel matching of all disparities for a left pixel, while suppressing memory access of the right pixel to 1 pixel / cycle. We implemented an FPGA processor with OpenCL and achieved high throughput of HD 180 fps with a disparity range of 192 pixels.","PeriodicalId":293660,"journal":{"name":"2019 2nd International Symposium on Devices, Circuits and Systems (ISDCS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"HD 180 FPS FPGA Processor to Generate Depth Image with Clear Object Boundary\",\"authors\":\"M. Miyama\",\"doi\":\"10.1109/ISDCS.2019.8719096\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a novel fast method of depth image generation with super-pixels (SPs) that introduces a matching algorithm on SP basis, one-way check using only unidirectional disparities, and a cost filter on SP basis. In architecture design, an SP segmentation circuit that performs four iterations for whole image in one pass with four processing elements (PEs) is introduced. An SP-based stereo matching circuit is configured by serially connecting the same number of PEs as the maximum disparity, and performs parallel matching of all disparities for a left pixel, while suppressing memory access of the right pixel to 1 pixel / cycle. We implemented an FPGA processor with OpenCL and achieved high throughput of HD 180 fps with a disparity range of 192 pixels.\",\"PeriodicalId\":293660,\"journal\":{\"name\":\"2019 2nd International Symposium on Devices, Circuits and Systems (ISDCS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 2nd International Symposium on Devices, Circuits and Systems (ISDCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISDCS.2019.8719096\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 2nd International Symposium on Devices, Circuits and Systems (ISDCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISDCS.2019.8719096","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种新的基于超像素的深度图像快速生成方法,该方法引入了基于超像素的匹配算法、仅使用单向差的单向检查算法和基于超像素的代价滤波器。在结构设计中,介绍了一种采用4个处理单元对整幅图像进行一次4次迭代的SP分割电路。通过串行连接与最大视差相同数量的pe来配置基于sp的立体匹配电路,并对左侧像素的所有视差进行并行匹配,同时将右侧像素的内存访问抑制为1像素/周期。我们使用OpenCL实现了FPGA处理器,实现了HD 180 fps的高吞吐量,视差范围为192像素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
HD 180 FPS FPGA Processor to Generate Depth Image with Clear Object Boundary
This paper proposes a novel fast method of depth image generation with super-pixels (SPs) that introduces a matching algorithm on SP basis, one-way check using only unidirectional disparities, and a cost filter on SP basis. In architecture design, an SP segmentation circuit that performs four iterations for whole image in one pass with four processing elements (PEs) is introduced. An SP-based stereo matching circuit is configured by serially connecting the same number of PEs as the maximum disparity, and performs parallel matching of all disparities for a left pixel, while suppressing memory access of the right pixel to 1 pixel / cycle. We implemented an FPGA processor with OpenCL and achieved high throughput of HD 180 fps with a disparity range of 192 pixels.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Low-Power Approximate Multiply-Add Unit Low Cost and Robust Field-Deployable Environmental Sensor for Smart Agriculture A Novel Step-shaped Gate Tunnel FET with Low Ambipolar Current Analysis of IGBT Charging/Discharging Mechanism for Accurate Compact Modeling Analysis of Embedded-Diode Performance in MOSFET under Switching Condition
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1