基于机器学习的On-Die调节器配电网络Verilog-A建模

Michael Chang, Simon M. Kao, Stephen Chu, Bryant Hsu, Mark Ciou, Kevin Chung, Robby Ho
{"title":"基于机器学习的On-Die调节器配电网络Verilog-A建模","authors":"Michael Chang, Simon M. Kao, Stephen Chu, Bryant Hsu, Mark Ciou, Kevin Chung, Robby Ho","doi":"10.1109/SPI52361.2021.9505184","DOIUrl":null,"url":null,"abstract":"The paper introduces a Verilog-A model with the skill of vector fitting and neural network for the efficient methodology to analyze the power distribution network of on-chip linear dropout regulator (LDO). A practical methodology demonstrates the effectiveness and the efficiency of the Verilog-A model in the time domain and is derived that takes into account LDO-PDN system impedance response. The goal is to provide adequate performance for cost-effective and system solution and achieving on system-level success.","PeriodicalId":440368,"journal":{"name":"2021 IEEE 25th Workshop on Signal and Power Integrity (SPI)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Machine Learning-Based Verilog-A Modeling for Power Distribution Network of On-Die Regulator\",\"authors\":\"Michael Chang, Simon M. Kao, Stephen Chu, Bryant Hsu, Mark Ciou, Kevin Chung, Robby Ho\",\"doi\":\"10.1109/SPI52361.2021.9505184\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper introduces a Verilog-A model with the skill of vector fitting and neural network for the efficient methodology to analyze the power distribution network of on-chip linear dropout regulator (LDO). A practical methodology demonstrates the effectiveness and the efficiency of the Verilog-A model in the time domain and is derived that takes into account LDO-PDN system impedance response. The goal is to provide adequate performance for cost-effective and system solution and achieving on system-level success.\",\"PeriodicalId\":440368,\"journal\":{\"name\":\"2021 IEEE 25th Workshop on Signal and Power Integrity (SPI)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-05-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 25th Workshop on Signal and Power Integrity (SPI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPI52361.2021.9505184\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 25th Workshop on Signal and Power Integrity (SPI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI52361.2021.9505184","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种基于向量拟合和神经网络的Verilog-A模型,该模型是分析片上线性差压调节器(LDO)配电网络的有效方法。一个实用的方法证明了Verilog-A模型在时域的有效性和效率,并推导了考虑LDO-PDN系统阻抗响应的Verilog-A模型。目标是为具有成本效益的系统解决方案提供足够的性能,并实现系统级的成功。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Machine Learning-Based Verilog-A Modeling for Power Distribution Network of On-Die Regulator
The paper introduces a Verilog-A model with the skill of vector fitting and neural network for the efficient methodology to analyze the power distribution network of on-chip linear dropout regulator (LDO). A practical methodology demonstrates the effectiveness and the efficiency of the Verilog-A model in the time domain and is derived that takes into account LDO-PDN system impedance response. The goal is to provide adequate performance for cost-effective and system solution and achieving on system-level success.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High Density RRAM Arrays With Improved Thermal and Signal Integrity The Sensitivity of ENRZ to Skew - In Comparison to NRZ, PAM3, and PAM4 A Tunable Macro-Modeling Method for Signal Transition in mm-Wave Flip-Chip Technology An Automated Framework for Variability Analysis using Simulated Annealing A Compact and Broadband On-Chip Delay Line Design Based on the Bridged T-Coil
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1