FPGA-efficient phase-to-I/Q architecture

A hybrid architecture for digital phase-to-inphase/quadrature (I/Q) at constant-magnitude transformers is presented. The design may be efficiently implemented in FPGA. Starting from the well established co-ordinate rotation digital computer (CORDIC) algorithm, and from look-up table (LUT) schemes, optimum hybrid configurations are derived. Via fully synthesizable HDL models, portability and reusability are ensured. The hybrid LUT/CORDIC architecture allows design partitioning between logic and storage based FPGA resources and is suitable also for multi-phase implementations.