纳米技术时代电路设计的内置可靠性分析

Zhihong Liu, Weiquan Zhang, Fuchen Mu
{"title":"纳米技术时代电路设计的内置可靠性分析","authors":"Zhihong Liu, Weiquan Zhang, Fuchen Mu","doi":"10.1109/ICICDT.2004.1309946","DOIUrl":null,"url":null,"abstract":"In this paper, the methodology of the reliability modeling and simulation for the state-of-the-art technology is presented. The extraction for HCI (Hot Carrier Injection) and NBTI (Negative Bias Temperature Instability) for both lifetime and aged model parameter method is discussed. The integration of these models into the transistor level and gate level simulation flow can be used by the designers to satisfy the reliability requirements.","PeriodicalId":158994,"journal":{"name":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Build-in reliability analysis for circuit design in the nanometer technology era\",\"authors\":\"Zhihong Liu, Weiquan Zhang, Fuchen Mu\",\"doi\":\"10.1109/ICICDT.2004.1309946\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the methodology of the reliability modeling and simulation for the state-of-the-art technology is presented. The extraction for HCI (Hot Carrier Injection) and NBTI (Negative Bias Temperature Instability) for both lifetime and aged model parameter method is discussed. The integration of these models into the transistor level and gate level simulation flow can be used by the designers to satisfy the reliability requirements.\",\"PeriodicalId\":158994,\"journal\":{\"name\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-10-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2004.1309946\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2004.1309946","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文介绍了一种新型技术的可靠性建模与仿真方法。讨论了热载流子注入(HCI)和负偏置温度不稳定性(NBTI)对寿命和老化模型参数法的提取。将这些模型集成到晶体管级和栅极级仿真流程中,设计人员可以使用这些模型来满足可靠性要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Build-in reliability analysis for circuit design in the nanometer technology era
In this paper, the methodology of the reliability modeling and simulation for the state-of-the-art technology is presented. The extraction for HCI (Hot Carrier Injection) and NBTI (Negative Bias Temperature Instability) for both lifetime and aged model parameter method is discussed. The integration of these models into the transistor level and gate level simulation flow can be used by the designers to satisfy the reliability requirements.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Atmospheric neutron effects in advanced microelectronics, standards and applications Monitoring and preventing arc-induced wafer damage in 300mm manufacturing A study of SiN cap NH/sub 3/ plasma pre-treatment process on the PID, EM, GOI performance and BEOL defectivity in Cu dual damascene technology Low-K cu damascene interconnection leakage and process induced damage assessment Advanced germanium MOSFET technologies with high-/spl kappa/ gate dielectrics and shallow junctions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1