用于3D顺序集成电路的可调自对准嵌入式源/漏硅/锗纳米线场效应管和无掺杂nvm

Chih-Chao Yang, J. Shieh, Tung-Ying Hsieh, Wen-Hsien Huang, Hsing-Hsiang Wang, C. Shen, Tsung-Ta Wu, Chun-Yuan Chen, K. Chang-Liao, Jung-Hau Shiu, Meng-Chyi Wu, Fu-Liang Yang
{"title":"用于3D顺序集成电路的可调自对准嵌入式源/漏硅/锗纳米线场效应管和无掺杂nvm","authors":"Chih-Chao Yang, J. Shieh, Tung-Ying Hsieh, Wen-Hsien Huang, Hsing-Hsiang Wang, C. Shen, Tsung-Ta Wu, Chun-Yuan Chen, K. Chang-Liao, Jung-Hau Shiu, Meng-Chyi Wu, Fu-Liang Yang","doi":"10.1109/IEDM.2014.7047063","DOIUrl":null,"url":null,"abstract":"3D stackable high-performance Si nanowire field-effect transistors (NWFETs) and dopant-free Ge junctionless nanowire non-volatile memories (JL-NWNVMs) with self-aligned embedded source/drain (S/D) current boosters and independent back gate (BG) V<sub>th</sub> adjusters for 3D sequential integrated circuit are realized by low thermal budget process (<;450°C). The fabricated Si NWFETs exhibit low subthreshold swings (96 and 125 mV/dec.), high on-currents (232 and 110 μA/μm), and large γ value (>0.05) for V<sub>th</sub> adjustment. The high-Δ capped blocking dielectric bandgap engineered dopant-free Ge JL-NWNVM exhibits high I<sub>on</sub>/I<sub>off</sub> ratio (>10<sup>5</sup>), large memory window (>4V), and low charge loss (<;40%, 10yrs). Thanks to the quantum confinement effect, such V<sub>th</sub> adjustable nanowire devices perform well at higher temperatures, which give a wide design window for 3D sequential integrated circuit.","PeriodicalId":309325,"journal":{"name":"2014 IEEE International Electron Devices Meeting","volume":"3 13","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Vth adjustable self-aligned embedded source/drain Si/Ge nanowire FETs and dopant-free NVMs for 3D sequentially integrated circuit\",\"authors\":\"Chih-Chao Yang, J. Shieh, Tung-Ying Hsieh, Wen-Hsien Huang, Hsing-Hsiang Wang, C. Shen, Tsung-Ta Wu, Chun-Yuan Chen, K. Chang-Liao, Jung-Hau Shiu, Meng-Chyi Wu, Fu-Liang Yang\",\"doi\":\"10.1109/IEDM.2014.7047063\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"3D stackable high-performance Si nanowire field-effect transistors (NWFETs) and dopant-free Ge junctionless nanowire non-volatile memories (JL-NWNVMs) with self-aligned embedded source/drain (S/D) current boosters and independent back gate (BG) V<sub>th</sub> adjusters for 3D sequential integrated circuit are realized by low thermal budget process (<;450°C). The fabricated Si NWFETs exhibit low subthreshold swings (96 and 125 mV/dec.), high on-currents (232 and 110 μA/μm), and large γ value (>0.05) for V<sub>th</sub> adjustment. The high-Δ capped blocking dielectric bandgap engineered dopant-free Ge JL-NWNVM exhibits high I<sub>on</sub>/I<sub>off</sub> ratio (>10<sup>5</sup>), large memory window (>4V), and low charge loss (<;40%, 10yrs). Thanks to the quantum confinement effect, such V<sub>th</sub> adjustable nanowire devices perform well at higher temperatures, which give a wide design window for 3D sequential integrated circuit.\",\"PeriodicalId\":309325,\"journal\":{\"name\":\"2014 IEEE International Electron Devices Meeting\",\"volume\":\"3 13\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2014.7047063\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2014.7047063","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

采用低热平衡过程(0.05)实现了三维顺序集成电路的高性能硅纳米线场效应晶体管(nwfet)和无掺杂锗无结纳米线非易失性存储器(JL-NWNVMs),它们具有自校准嵌入式源/漏(S/D)电流升压器和独立的后门(BG) v值调节器。高-Δ封盖阻断介电带隙工程无掺杂的Ge JL-NWNVM具有高离子/断比(>105)、大存储窗口(>4V)和低电荷损耗(可调纳米线器件在高温下表现良好)的特点,为三维顺序集成电路的设计提供了广阔的设计窗口。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Vth adjustable self-aligned embedded source/drain Si/Ge nanowire FETs and dopant-free NVMs for 3D sequentially integrated circuit
3D stackable high-performance Si nanowire field-effect transistors (NWFETs) and dopant-free Ge junctionless nanowire non-volatile memories (JL-NWNVMs) with self-aligned embedded source/drain (S/D) current boosters and independent back gate (BG) Vth adjusters for 3D sequential integrated circuit are realized by low thermal budget process (<;450°C). The fabricated Si NWFETs exhibit low subthreshold swings (96 and 125 mV/dec.), high on-currents (232 and 110 μA/μm), and large γ value (>0.05) for Vth adjustment. The high-Δ capped blocking dielectric bandgap engineered dopant-free Ge JL-NWNVM exhibits high Ion/Ioff ratio (>105), large memory window (>4V), and low charge loss (<;40%, 10yrs). Thanks to the quantum confinement effect, such Vth adjustable nanowire devices perform well at higher temperatures, which give a wide design window for 3D sequential integrated circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
NBTI of Ge pMOSFETs: Understanding defects and enabling lifetime prediction 55-µA GexTe1−x/Sb2Te3 superlattice topological-switching random access memory (TRAM) and study of atomic arrangement in Ge-Te and Sb-Te structures GaN-based Gate Injection Transistors for power switching applications Comprehensive analysis of deformation of interfacial micro-nano structure by applied force in triboelectric energy harvester Novel intrinsic and extrinsic engineering for high-performance high-density self-aligned InGaAs MOSFETs: Precise channel thickness control and sub-40-nm metal contacts
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1