用冲击电离晶体管实现陡峭亚阈值摆幅

Y. Yeo
{"title":"用冲击电离晶体管实现陡峭亚阈值摆幅","authors":"Y. Yeo","doi":"10.1109/VTSA.2009.5159284","DOIUrl":null,"url":null,"abstract":"Recent developments in Impact Ionization Transistors (I-MOS) will be discussed here, including strained impact ionization transistors realized on the nanowire or multiple-gate device architecture. I-MOS devices achieve excellent subthreshold swings well below 5 mV/decade at room temperature. Techniques for enhancing impact ionization rate and reducing the breakdown voltage VBD for device performance improvement will be discussed. Challenges faced by I-MOS will be highlighted. Some challenges may be addressed through the strain and materials engineering. Limitations of the I-MOS will also be discussed.","PeriodicalId":309622,"journal":{"name":"2009 International Symposium on VLSI Technology, Systems, and Applications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Realizing steep subthreshold swing with Impact Ionization Transistors\",\"authors\":\"Y. Yeo\",\"doi\":\"10.1109/VTSA.2009.5159284\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Recent developments in Impact Ionization Transistors (I-MOS) will be discussed here, including strained impact ionization transistors realized on the nanowire or multiple-gate device architecture. I-MOS devices achieve excellent subthreshold swings well below 5 mV/decade at room temperature. Techniques for enhancing impact ionization rate and reducing the breakdown voltage VBD for device performance improvement will be discussed. Challenges faced by I-MOS will be highlighted. Some challenges may be addressed through the strain and materials engineering. Limitations of the I-MOS will also be discussed.\",\"PeriodicalId\":309622,\"journal\":{\"name\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTSA.2009.5159284\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Symposium on VLSI Technology, Systems, and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2009.5159284","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文将讨论冲击电离晶体管(I-MOS)的最新发展,包括在纳米线或多栅极器件结构上实现的应变冲击电离晶体管。I-MOS器件在室温下实现了极好的亚阈值振荡,远低于5 mV/ 10年。讨论了提高冲击电离率和降低击穿电压以提高器件性能的技术。将重点介绍I-MOS面临的挑战。一些挑战可以通过应变和材料工程来解决。本文还将讨论I-MOS的局限性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Realizing steep subthreshold swing with Impact Ionization Transistors
Recent developments in Impact Ionization Transistors (I-MOS) will be discussed here, including strained impact ionization transistors realized on the nanowire or multiple-gate device architecture. I-MOS devices achieve excellent subthreshold swings well below 5 mV/decade at room temperature. Techniques for enhancing impact ionization rate and reducing the breakdown voltage VBD for device performance improvement will be discussed. Challenges faced by I-MOS will be highlighted. Some challenges may be addressed through the strain and materials engineering. Limitations of the I-MOS will also be discussed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High-k/ metal-gate stack work-function tuning by rare-earth capping layers: Interface dipole or bulk charge? Sub-100nm high-K metal gate GeOI pMOSFETs performance: Impact of the Ge channel orientation and of the source injection velocity Sub-32nm CMOS technology enhancement for low power applications Forming-free HfO2 bipolar RRAM device with improved endurance and high speed operation Inversion-type surface channel In0.53]Ga{in0.47As metal-oxide-semiconductor field-effect transistors with metal-gate/high-k dielectric stack and CMOS-compatible PdGe contacts
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1