倒装mcm的原型开发

W. Hansford, J. Peltier, P. Franzon, S. Lipa, J. Schaeffer
{"title":"倒装mcm的原型开发","authors":"W. Hansford, J. Peltier, P. Franzon, S. Lipa, J. Schaeffer","doi":"10.1109/MCMC.1997.569358","DOIUrl":null,"url":null,"abstract":"The MIDAS service at USC/ISI interfaces system designers to domestic Multichip Module (MCM) foundries. Users share tooling and manufacturing costs by merging multiple designs onto a fabrication run and through the use of standard module sizes and packages. MIDAS is developing flip chip bumping and assembly services for MCM-D users. Demonstration designs have been developed by North Carolina State University, including a 7-chip noise evaluator for verifying SSN prediction models and a 3-chip Data Encryption Standard (DES) processor which uses the MCM substrate to distribute global power, ground, and clock that is normally done on-chip.","PeriodicalId":412444,"journal":{"name":"Proceedings 1997 IEEE Multi-Chip Module Conference","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Prototype development of flip chip MCMs\",\"authors\":\"W. Hansford, J. Peltier, P. Franzon, S. Lipa, J. Schaeffer\",\"doi\":\"10.1109/MCMC.1997.569358\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The MIDAS service at USC/ISI interfaces system designers to domestic Multichip Module (MCM) foundries. Users share tooling and manufacturing costs by merging multiple designs onto a fabrication run and through the use of standard module sizes and packages. MIDAS is developing flip chip bumping and assembly services for MCM-D users. Demonstration designs have been developed by North Carolina State University, including a 7-chip noise evaluator for verifying SSN prediction models and a 3-chip Data Encryption Standard (DES) processor which uses the MCM substrate to distribute global power, ground, and clock that is normally done on-chip.\",\"PeriodicalId\":412444,\"journal\":{\"name\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-02-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1997.569358\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1997 IEEE Multi-Chip Module Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1997.569358","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

USC/ISI的MIDAS服务将系统设计人员与国内多芯片模块(MCM)代工厂连接起来。用户通过将多个设计合并到制造运行中并通过使用标准模块尺寸和封装来共享工具和制造成本。MIDAS正在为MCM-D用户开发倒装芯片碰撞和组装服务。北卡罗莱纳州立大学开发了演示设计,包括用于验证SSN预测模型的7片噪声评估器和使用MCM衬底分配全局电源、地和时钟的3片数据加密标准(DES)处理器,通常在片上完成。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Prototype development of flip chip MCMs
The MIDAS service at USC/ISI interfaces system designers to domestic Multichip Module (MCM) foundries. Users share tooling and manufacturing costs by merging multiple designs onto a fabrication run and through the use of standard module sizes and packages. MIDAS is developing flip chip bumping and assembly services for MCM-D users. Demonstration designs have been developed by North Carolina State University, including a 7-chip noise evaluator for verifying SSN prediction models and a 3-chip Data Encryption Standard (DES) processor which uses the MCM substrate to distribute global power, ground, and clock that is normally done on-chip.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Area I/O flip-chip packaging to minimize interconnect length Low cost test of MCMs using testable die carriers Multiscale thermal design of MCMs with high resolution unstructured adaptive simulation tools Modeling the frequency-dependent parameters of high-speed interconnects: a neural network approach High speed I/O buffer design for MCM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1