会话T4B:教程:新兴的非易失性存储器:器件、电路和体系结构

Guanyu Sun
{"title":"会话T4B:教程:新兴的非易失性存储器:器件、电路和体系结构","authors":"Guanyu Sun","doi":"10.1109/SOCC.2015.7406889","DOIUrl":null,"url":null,"abstract":"In order to mitigate the problem of “memory wall”, various emerging non-volatile memory (NVM) technologies have been proposed to replace traditional ones. These emerging NVMs include STT-RAM, PCRAM, RRAM, RM, etc. Compared to traditional memory technologies, they have advantages of near-zero standby-power, high storage density, and non-volatility, which make them competitive for future memory hierarchy design. However, it is inefficient to directly apply these NVMs in existing memory architectures. On the one hand, these NVMs have their own limitations, such as long write latency, high write energy, limited write numbers, etc. Thus, proper architecture modification is required to adopt them into traditional memory hierarchy. On the other hand, the unique features of these NVMs enable new memory architectures in memory subsystem and also induce new challenges to be solved at the same time. In this tutorial, we first briefly review device level background of these emerging NVMs. Then, we introduce the tool NVMSim for their circuit level modeling. At last, we investigate their implication for memory architecture design.","PeriodicalId":329464,"journal":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Session T4B: Tutorial: Emerging non-volatile memory: Device, circuit, and architecture\",\"authors\":\"Guanyu Sun\",\"doi\":\"10.1109/SOCC.2015.7406889\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In order to mitigate the problem of “memory wall”, various emerging non-volatile memory (NVM) technologies have been proposed to replace traditional ones. These emerging NVMs include STT-RAM, PCRAM, RRAM, RM, etc. Compared to traditional memory technologies, they have advantages of near-zero standby-power, high storage density, and non-volatility, which make them competitive for future memory hierarchy design. However, it is inefficient to directly apply these NVMs in existing memory architectures. On the one hand, these NVMs have their own limitations, such as long write latency, high write energy, limited write numbers, etc. Thus, proper architecture modification is required to adopt them into traditional memory hierarchy. On the other hand, the unique features of these NVMs enable new memory architectures in memory subsystem and also induce new challenges to be solved at the same time. In this tutorial, we first briefly review device level background of these emerging NVMs. Then, we introduce the tool NVMSim for their circuit level modeling. At last, we investigate their implication for memory architecture design.\",\"PeriodicalId\":329464,\"journal\":{\"name\":\"2015 28th IEEE International System-on-Chip Conference (SOCC)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 28th IEEE International System-on-Chip Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC.2015.7406889\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 28th IEEE International System-on-Chip Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2015.7406889","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

为了缓解“内存墙”问题,人们提出了各种新兴的非易失性存储技术来取代传统的非易失性存储技术。这些新兴的nvm包括STT-RAM、PCRAM、RRAM、RM等。与传统存储技术相比,它们具有近乎零待机功耗、高存储密度和非易失性等优点,这使它们在未来的存储层次设计中具有竞争力。然而,在现有的内存体系结构中直接应用这些nvm是低效的。一方面,这些nvm有其自身的局限性,如写延迟长、写能量高、写数量有限等。因此,需要对体系结构进行适当的修改,以便将它们纳入传统的内存层次结构。另一方面,这些nvm的独特特性使得存储子系统中出现了新的存储架构,同时也带来了新的挑战。在本教程中,我们首先简要回顾这些新兴nvm的设备级背景。然后,我们介绍了NVMSim工具对它们的电路级建模。最后,探讨了它们对存储器体系结构设计的启示。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Session T4B: Tutorial: Emerging non-volatile memory: Device, circuit, and architecture
In order to mitigate the problem of “memory wall”, various emerging non-volatile memory (NVM) technologies have been proposed to replace traditional ones. These emerging NVMs include STT-RAM, PCRAM, RRAM, RM, etc. Compared to traditional memory technologies, they have advantages of near-zero standby-power, high storage density, and non-volatility, which make them competitive for future memory hierarchy design. However, it is inefficient to directly apply these NVMs in existing memory architectures. On the one hand, these NVMs have their own limitations, such as long write latency, high write energy, limited write numbers, etc. Thus, proper architecture modification is required to adopt them into traditional memory hierarchy. On the other hand, the unique features of these NVMs enable new memory architectures in memory subsystem and also induce new challenges to be solved at the same time. In this tutorial, we first briefly review device level background of these emerging NVMs. Then, we introduce the tool NVMSim for their circuit level modeling. At last, we investigate their implication for memory architecture design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1