模拟系统的蒙特卡罗替代概率模拟

R. Topaloglu
{"title":"模拟系统的蒙特卡罗替代概率模拟","authors":"R. Topaloglu","doi":"10.1109/ISQED.2006.90","DOIUrl":null,"url":null,"abstract":"Probabilistic system simulations for analog circuits have traditionally been handled with Monte Carlo analysis. For a manufacturable design, fast and accurate simulations are necessary for time-to-market, design for manufacturability and yield concerns. In this paper, a fast and accurate probabilistic simulation alternative is proposed targeting the simulation of analog systems. The proposed method shows high accuracy for performance estimation combined with a 100-fold reduction in run-time with respect to a 1000-sample Monte Carlo analysis","PeriodicalId":138839,"journal":{"name":"7th International Symposium on Quality Electronic Design (ISQED'06)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Monte Carlo-alternative probabilistic simulations for analog systems\",\"authors\":\"R. Topaloglu\",\"doi\":\"10.1109/ISQED.2006.90\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Probabilistic system simulations for analog circuits have traditionally been handled with Monte Carlo analysis. For a manufacturable design, fast and accurate simulations are necessary for time-to-market, design for manufacturability and yield concerns. In this paper, a fast and accurate probabilistic simulation alternative is proposed targeting the simulation of analog systems. The proposed method shows high accuracy for performance estimation combined with a 100-fold reduction in run-time with respect to a 1000-sample Monte Carlo analysis\",\"PeriodicalId\":138839,\"journal\":{\"name\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2006.90\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"7th International Symposium on Quality Electronic Design (ISQED'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2006.90","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

传统上,模拟电路的概率系统仿真是用蒙特卡罗分析来处理的。对于可制造的设计,快速和准确的模拟对于上市时间,可制造性设计和良率问题是必要的。本文针对模拟系统的仿真问题,提出了一种快速准确的概率仿真方案。所提出的方法具有较高的性能估计精度,并且与1000个样本的蒙特卡罗分析相比,运行时间减少了100倍
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Monte Carlo-alternative probabilistic simulations for analog systems
Probabilistic system simulations for analog circuits have traditionally been handled with Monte Carlo analysis. For a manufacturable design, fast and accurate simulations are necessary for time-to-market, design for manufacturability and yield concerns. In this paper, a fast and accurate probabilistic simulation alternative is proposed targeting the simulation of analog systems. The proposed method shows high accuracy for performance estimation combined with a 100-fold reduction in run-time with respect to a 1000-sample Monte Carlo analysis
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A DFM methodology to evaluate the impact of lithography conditions on the speed of critical paths in a VLSI circuit Power-aware test pattern generation for improved concurrency at the core level Compact reduced order modeling for multiple-port interconnects Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology Minimizing ohmic loss in future processor IR events
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1