互联网路由器的诊断与可诊断性设计

L. Barford
{"title":"互联网路由器的诊断与可诊断性设计","authors":"L. Barford","doi":"10.1109/ISQED.2006.51","DOIUrl":null,"url":null,"abstract":"This paper deals with diagnosis and design for diagnosability at the system level. In particular, diagnosis and design for diagnosability of high-end Internet routers in manufacturing test and design validation are considered. A packet flow model is used for diagnosis down to the replaceable unit level. The diagnosis method operates correctly when there are multiple or intermittent faults. A diagnosability criterion is proposed and a method for assessing diagnosability of various designs given. The paper concludes with a description of empirical results from an industrial application of the diagnosis method","PeriodicalId":138839,"journal":{"name":"7th International Symposium on Quality Electronic Design (ISQED'06)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Diagnosis and design for diagnosability for Internet routers\",\"authors\":\"L. Barford\",\"doi\":\"10.1109/ISQED.2006.51\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper deals with diagnosis and design for diagnosability at the system level. In particular, diagnosis and design for diagnosability of high-end Internet routers in manufacturing test and design validation are considered. A packet flow model is used for diagnosis down to the replaceable unit level. The diagnosis method operates correctly when there are multiple or intermittent faults. A diagnosability criterion is proposed and a method for assessing diagnosability of various designs given. The paper concludes with a description of empirical results from an industrial application of the diagnosis method\",\"PeriodicalId\":138839,\"journal\":{\"name\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"7th International Symposium on Quality Electronic Design (ISQED'06)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2006.51\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"7th International Symposium on Quality Electronic Design (ISQED'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2006.51","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文讨论了系统级的诊断和可诊断性设计。重点研究了高端互联网路由器在制造测试和设计验证中的诊断与设计问题。数据包流模型用于诊断直至可替换单元级别。诊断方法在多故障或间歇故障时正常运行。提出了一种可诊断性标准,并给出了一种评估各种设计可诊断性的方法。文章最后描述了该诊断方法在工业应用中的经验结果
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Diagnosis and design for diagnosability for Internet routers
This paper deals with diagnosis and design for diagnosability at the system level. In particular, diagnosis and design for diagnosability of high-end Internet routers in manufacturing test and design validation are considered. A packet flow model is used for diagnosis down to the replaceable unit level. The diagnosis method operates correctly when there are multiple or intermittent faults. A diagnosability criterion is proposed and a method for assessing diagnosability of various designs given. The paper concludes with a description of empirical results from an industrial application of the diagnosis method
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A DFM methodology to evaluate the impact of lithography conditions on the speed of critical paths in a VLSI circuit Power-aware test pattern generation for improved concurrency at the core level Compact reduced order modeling for multiple-port interconnects Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology Minimizing ohmic loss in future processor IR events
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1