混合- wsi大规模并行计算模块的成本建模

C. Habiger, R. Lea
{"title":"混合- wsi大规模并行计算模块的成本建模","authors":"C. Habiger, R. Lea","doi":"10.1109/ICWSI.1993.255268","DOIUrl":null,"url":null,"abstract":"Hybrid wafer scale integration (HWSI) is a promising technology for the cost-effective development of the next generation of massively parallel computers (MPCs). It is argued that it is not easy to understand the relative merits and technological tradeoffs associated with vendor-specific factors in order to determine the best technological route for a particular application. Cost models aimed at the resolution of these problems are introduced, and progress towards a design methodology for HWSI devices is reported.<<ETX>>","PeriodicalId":377227,"journal":{"name":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","volume":"125 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-01-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Cost modelling for hybrid-WSI massively parallel computing modules\",\"authors\":\"C. Habiger, R. Lea\",\"doi\":\"10.1109/ICWSI.1993.255268\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hybrid wafer scale integration (HWSI) is a promising technology for the cost-effective development of the next generation of massively parallel computers (MPCs). It is argued that it is not easy to understand the relative merits and technological tradeoffs associated with vendor-specific factors in order to determine the best technological route for a particular application. Cost models aimed at the resolution of these problems are introduced, and progress towards a design methodology for HWSI devices is reported.<<ETX>>\",\"PeriodicalId\":377227,\"journal\":{\"name\":\"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration\",\"volume\":\"125 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-01-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICWSI.1993.255268\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICWSI.1993.255268","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

混合晶圆规模集成技术(HWSI)是一种极具经济效益的新一代大规模并行计算机(mpc)开发技术。有人认为,为了确定特定应用程序的最佳技术路线,理解与供应商特定因素相关的相对优点和技术权衡并不容易。介绍了旨在解决这些问题的成本模型,并报告了HWSI器件设计方法的进展
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Cost modelling for hybrid-WSI massively parallel computing modules
Hybrid wafer scale integration (HWSI) is a promising technology for the cost-effective development of the next generation of massively parallel computers (MPCs). It is argued that it is not easy to understand the relative merits and technological tradeoffs associated with vendor-specific factors in order to determine the best technological route for a particular application. Cost models aimed at the resolution of these problems are introduced, and progress towards a design methodology for HWSI devices is reported.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Testing constant-geometry FFT arrays for wafer scale integration Use of high dielectric constant insulators for bypass capacitance in WSI and wafer scale hybrid multichip modules 3D wafer stack neurocomputing Algorithmic bus and circuit layout for wafer-scale integration and multichip modules Effect of communication delay on gracefully degradable WSI processor array performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1