Jin Xie , Chunkai Wu , Junyuan Wu , Jinghu Li , Zhicong Luo , Qiyan Sun
{"title":"基于 FVF 结构的 -184 dB PSRR 和 2.47 μVrms 噪声自偏压带隙基准","authors":"Jin Xie , Chunkai Wu , Junyuan Wu , Jinghu Li , Zhicong Luo , Qiyan Sun","doi":"10.1016/j.mejo.2024.106388","DOIUrl":null,"url":null,"abstract":"<div><p>A high power supply rejection ratio (PSRR), low noise and low-power self-biased bandgap voltage reference (BGR) is presented in this paper. In response to the trade-off between power consumption and output noise, a feedback depth enhancement technique is proposed for mitigating the effect of the resistor on output noise and offset voltage. The PSRR is enhanced by a novel self regulating technology based on an improved flipped voltage follower (FVF). The designed BGR was verified under post-simulation for various process corners, voltages and temperatures (PVT). It was using <span><math><mrow><mn>0</mn><mo>.</mo><mn>18</mn><mspace></mspace><mi>μ</mi><mi>m</mi></mrow></math></span> BiCMOS process, occupying an active area of 0.016 mm<span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>. The BGR operates normally at 3.0 V – 3.6 V with a quiescent current of 3.6 <span><math><mi>μ</mi></math></span>A. The best untrimmed TC is 22.04 ppm<span><math><mrow><msup><mrow><mo>/</mo></mrow><mrow><mo>∘</mo></mrow></msup><mi>C</mi></mrow></math></span> and the rms noise is only 2.47 <span><math><mrow><mi>μ</mi><msub><mrow><mi>V</mi></mrow><mrow><mi>r</mi><mi>m</mi><mi>s</mi></mrow></msub></mrow></math></span> from 0.1 Hz to 10 Hz. The PSRR is −184 dB@1 Hz and −50 dB@1 MHz when <span><math><msub><mrow><mi>V</mi></mrow><mrow><mi>I</mi><mi>N</mi></mrow></msub></math></span> = 3.0 V.</p></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A −184 dB PSRR and 2.47 μVrms noise self biased bandgap reference based on FVF structure\",\"authors\":\"Jin Xie , Chunkai Wu , Junyuan Wu , Jinghu Li , Zhicong Luo , Qiyan Sun\",\"doi\":\"10.1016/j.mejo.2024.106388\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>A high power supply rejection ratio (PSRR), low noise and low-power self-biased bandgap voltage reference (BGR) is presented in this paper. In response to the trade-off between power consumption and output noise, a feedback depth enhancement technique is proposed for mitigating the effect of the resistor on output noise and offset voltage. The PSRR is enhanced by a novel self regulating technology based on an improved flipped voltage follower (FVF). The designed BGR was verified under post-simulation for various process corners, voltages and temperatures (PVT). It was using <span><math><mrow><mn>0</mn><mo>.</mo><mn>18</mn><mspace></mspace><mi>μ</mi><mi>m</mi></mrow></math></span> BiCMOS process, occupying an active area of 0.016 mm<span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>. The BGR operates normally at 3.0 V – 3.6 V with a quiescent current of 3.6 <span><math><mi>μ</mi></math></span>A. The best untrimmed TC is 22.04 ppm<span><math><mrow><msup><mrow><mo>/</mo></mrow><mrow><mo>∘</mo></mrow></msup><mi>C</mi></mrow></math></span> and the rms noise is only 2.47 <span><math><mrow><mi>μ</mi><msub><mrow><mi>V</mi></mrow><mrow><mi>r</mi><mi>m</mi><mi>s</mi></mrow></msub></mrow></math></span> from 0.1 Hz to 10 Hz. The PSRR is −184 dB@1 Hz and −50 dB@1 MHz when <span><math><msub><mrow><mi>V</mi></mrow><mrow><mi>I</mi><mi>N</mi></mrow></msub></math></span> = 3.0 V.</p></div>\",\"PeriodicalId\":49818,\"journal\":{\"name\":\"Microelectronics Journal\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.9000,\"publicationDate\":\"2024-08-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microelectronics Journal\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1879239124000924\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239124000924","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
A −184 dB PSRR and 2.47 μVrms noise self biased bandgap reference based on FVF structure
A high power supply rejection ratio (PSRR), low noise and low-power self-biased bandgap voltage reference (BGR) is presented in this paper. In response to the trade-off between power consumption and output noise, a feedback depth enhancement technique is proposed for mitigating the effect of the resistor on output noise and offset voltage. The PSRR is enhanced by a novel self regulating technology based on an improved flipped voltage follower (FVF). The designed BGR was verified under post-simulation for various process corners, voltages and temperatures (PVT). It was using BiCMOS process, occupying an active area of 0.016 mm. The BGR operates normally at 3.0 V – 3.6 V with a quiescent current of 3.6 A. The best untrimmed TC is 22.04 ppm and the rms noise is only 2.47 from 0.1 Hz to 10 Hz. The PSRR is −184 dB@1 Hz and −50 dB@1 MHz when = 3.0 V.
期刊介绍:
Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems.
The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc.
Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.