Smart-CX - 集成电路寄生电容提取方法

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Solid-state Electronics Pub Date : 2024-09-26 DOI:10.1016/j.sse.2024.109007
{"title":"Smart-CX - 集成电路寄生电容提取方法","authors":"","doi":"10.1016/j.sse.2024.109007","DOIUrl":null,"url":null,"abstract":"<div><div>This paper proposes a novel rule-based parasitic capacitance extraction methodology, integrated into Smart-CX, to enhance the accuracy of SPICE simulations and physical verification of ICs. This methodology is crucial during the microchip design phase, particularly in preparation for fabrication on mature to advanced process nodes. The proposed enhanced analytical method addresses the accuracy/time tradeoffs between numerical and analytical extraction techniques. This study validates the accuracy of the methodology by comparison of the extracted parasitic parameters with foundry-provided 2D-models. The parasitic capacitances that are extracted within this method include: area capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>a</mi><mo>)</mo></mrow></math></span>, coupling capacitances (<span><math><mrow><mi>C</mi><mi>c</mi><mo>)</mo></mrow></math></span>, including via-to-via capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>m</mi><mi>v</mi><mo>)</mo></mrow></math></span>, contact-to-gate capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>m</mi><mi>g</mi><mo>)</mo></mrow></math></span>, contact-to-active capacitances <strong>(</strong><span><math><mrow><mi>C</mi><mi>m</mi><mi>c</mi><mo>)</mo></mrow></math></span> and fringe type capacitances with the top <span><math><mrow><mo>(</mo><mi>C</mi><mi>f</mi><mi>t</mi><mo>)</mo></mrow></math></span> and bottom <span><math><mrow><mo>(</mo><mi>C</mi><mi>f</mi><mi>b</mi><mo>)</mo></mrow></math></span> conductive layers.</div></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":null,"pages":null},"PeriodicalIF":1.4000,"publicationDate":"2024-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Smart-CX – Method of extraction of parasitic capacitances in ICs\",\"authors\":\"\",\"doi\":\"10.1016/j.sse.2024.109007\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>This paper proposes a novel rule-based parasitic capacitance extraction methodology, integrated into Smart-CX, to enhance the accuracy of SPICE simulations and physical verification of ICs. This methodology is crucial during the microchip design phase, particularly in preparation for fabrication on mature to advanced process nodes. The proposed enhanced analytical method addresses the accuracy/time tradeoffs between numerical and analytical extraction techniques. This study validates the accuracy of the methodology by comparison of the extracted parasitic parameters with foundry-provided 2D-models. The parasitic capacitances that are extracted within this method include: area capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>a</mi><mo>)</mo></mrow></math></span>, coupling capacitances (<span><math><mrow><mi>C</mi><mi>c</mi><mo>)</mo></mrow></math></span>, including via-to-via capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>m</mi><mi>v</mi><mo>)</mo></mrow></math></span>, contact-to-gate capacitances <span><math><mrow><mo>(</mo><mi>C</mi><mi>m</mi><mi>g</mi><mo>)</mo></mrow></math></span>, contact-to-active capacitances <strong>(</strong><span><math><mrow><mi>C</mi><mi>m</mi><mi>c</mi><mo>)</mo></mrow></math></span> and fringe type capacitances with the top <span><math><mrow><mo>(</mo><mi>C</mi><mi>f</mi><mi>t</mi><mo>)</mo></mrow></math></span> and bottom <span><math><mrow><mo>(</mo><mi>C</mi><mi>f</mi><mi>b</mi><mo>)</mo></mrow></math></span> conductive layers.</div></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2024-09-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110124001564\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110124001564","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种新颖的基于规则的寄生电容提取方法,并将其集成到 Smart-CX 中,以提高 SPICE 仿真和集成电路物理验证的准确性。这种方法在微芯片设计阶段至关重要,特别是在准备在成熟到先进工艺节点上制造时。所提出的增强型分析方法解决了数值提取技术和分析提取技术之间的精度/时间权衡问题。本研究通过将提取的寄生参数与代工厂提供的二维模型进行比较,验证了该方法的准确性。该方法提取的寄生电容包括:面积电容 (Ca)、耦合电容 (Cc),包括通孔至通孔电容 (Cmv)、触点至栅极电容 (Cmg)、触点至有源电容 (Cmc) 以及顶层 (Cft) 和底层 (Cfb) 导电层的边缘型电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Smart-CX – Method of extraction of parasitic capacitances in ICs
This paper proposes a novel rule-based parasitic capacitance extraction methodology, integrated into Smart-CX, to enhance the accuracy of SPICE simulations and physical verification of ICs. This methodology is crucial during the microchip design phase, particularly in preparation for fabrication on mature to advanced process nodes. The proposed enhanced analytical method addresses the accuracy/time tradeoffs between numerical and analytical extraction techniques. This study validates the accuracy of the methodology by comparison of the extracted parasitic parameters with foundry-provided 2D-models. The parasitic capacitances that are extracted within this method include: area capacitances (Ca), coupling capacitances (Cc), including via-to-via capacitances (Cmv), contact-to-gate capacitances (Cmg), contact-to-active capacitances (Cmc) and fringe type capacitances with the top (Cft) and bottom (Cfb) conductive layers.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
期刊最新文献
Editorial Board Spiro-OMeTAD Anchoring perovskite for gradual homojunction in stable perovskite solar cells Influence of gate work function variations on characteristics of fin-shaped silicon quantum dot device with multi-gate under existence of gate electrostatic coupling Silicon-based integrated passive device stack for III-V/Si monolithic 3D circuits operating on RF band Sputter-Deposited copper iodide thin film transistors with low Operating voltage
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1