衬底填充方式对晶圆级封装焊点疲劳的影响

C. Regard, C. Gautier, H. Frémont, P. Poirier
{"title":"衬底填充方式对晶圆级封装焊点疲劳的影响","authors":"C. Regard, C. Gautier, H. Frémont, P. Poirier","doi":"10.1109/ICEPT.2008.4607137","DOIUrl":null,"url":null,"abstract":"To increase miniaturization, CSWLP (chip size wafer level packaging) has been developed. However, the difficulty to get good solder joint reliability leads to manufacture only small CSWLP modules. Different underfill methods are evaluated here, by measurements and simulations: results prove that underfill is necessary, but a bad choice can also decrease the reliability. An original method called ldquore-enforcementrdquo improves the life time.","PeriodicalId":6324,"journal":{"name":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Influence of underfill methods on the solder joint fatigue of wafer level packaging\",\"authors\":\"C. Regard, C. Gautier, H. Frémont, P. Poirier\",\"doi\":\"10.1109/ICEPT.2008.4607137\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To increase miniaturization, CSWLP (chip size wafer level packaging) has been developed. However, the difficulty to get good solder joint reliability leads to manufacture only small CSWLP modules. Different underfill methods are evaluated here, by measurements and simulations: results prove that underfill is necessary, but a bad choice can also decrease the reliability. An original method called ldquore-enforcementrdquo improves the life time.\",\"PeriodicalId\":6324,\"journal\":{\"name\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEPT.2008.4607137\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2008.4607137","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

为了提高微型化,CSWLP(芯片尺寸晶圆级封装)得到了发展。然而,由于难以获得良好的焊点可靠性,导致只能制造小型CSWLP模块。通过实测和仿真,对不同的下填方法进行了评价,结果表明下填是必要的,但选择不当也会降低可靠性。最初的一种方法被称为ldquore-enforcementrdquo,它提高了生命周期。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Influence of underfill methods on the solder joint fatigue of wafer level packaging
To increase miniaturization, CSWLP (chip size wafer level packaging) has been developed. However, the difficulty to get good solder joint reliability leads to manufacture only small CSWLP modules. Different underfill methods are evaluated here, by measurements and simulations: results prove that underfill is necessary, but a bad choice can also decrease the reliability. An original method called ldquore-enforcementrdquo improves the life time.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evaluate anti-shock property of solder bumps by impact test Modeling ion transport through molding compounds and its relation to product reliability The research of the inclusive cache used in multi-core processor The design of the Ku band Dielectric Resonator Oscillator Research on the cascaded inverters based on simplex DC power source
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1