P. Coudrain, J. Colonna, L. Collin, R. Prieto, L. Fréchette, J. Barrau, G. Savelli, P. Vivet, Q. Struss, J. Widiez, K. Vladimirova, K. Triantopoulos, H. Beckrich-Ros, M. Vilarrubí, G. Laguna, H. Azarkish, M. Shirazi, J. Michailos
{"title":"从低功率到高功率电子产品的创新技术","authors":"P. Coudrain, J. Colonna, L. Collin, R. Prieto, L. Fréchette, J. Barrau, G. Savelli, P. Vivet, Q. Struss, J. Widiez, K. Vladimirova, K. Triantopoulos, H. Beckrich-Ros, M. Vilarrubí, G. Laguna, H. Azarkish, M. Shirazi, J. Michailos","doi":"10.1109/VLSIT.2018.8510677","DOIUrl":null,"url":null,"abstract":"This paper describes evolutions of circuit environment to face an ever-increasing thermal challenge, from early design stage down to the final package. To illustrate this critical concern we give a portrayal of innovative technologies and concepts studied for efficient thermal management from low to high power electronics, with an emphasis on hot spot management.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"65 1","pages":"15-16"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Shaping circuit environment to face the thermal challenge Innovative technologies from low to high power electronics\",\"authors\":\"P. Coudrain, J. Colonna, L. Collin, R. Prieto, L. Fréchette, J. Barrau, G. Savelli, P. Vivet, Q. Struss, J. Widiez, K. Vladimirova, K. Triantopoulos, H. Beckrich-Ros, M. Vilarrubí, G. Laguna, H. Azarkish, M. Shirazi, J. Michailos\",\"doi\":\"10.1109/VLSIT.2018.8510677\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes evolutions of circuit environment to face an ever-increasing thermal challenge, from early design stage down to the final package. To illustrate this critical concern we give a portrayal of innovative technologies and concepts studied for efficient thermal management from low to high power electronics, with an emphasis on hot spot management.\",\"PeriodicalId\":6561,\"journal\":{\"name\":\"2018 IEEE Symposium on VLSI Technology\",\"volume\":\"65 1\",\"pages\":\"15-16\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2018.8510677\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510677","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Shaping circuit environment to face the thermal challenge Innovative technologies from low to high power electronics
This paper describes evolutions of circuit environment to face an ever-increasing thermal challenge, from early design stage down to the final package. To illustrate this critical concern we give a portrayal of innovative technologies and concepts studied for efficient thermal management from low to high power electronics, with an emphasis on hot spot management.