0.1 /spl mu/m-rule MRAM开发采用双层硬掩膜

K. Tsuji, K. Suemitsu, T. Mukai, K. Nagahara, H. Masubuchi, H. Utsumi, K. Kikuta
{"title":"0.1 /spl mu/m-rule MRAM开发采用双层硬掩膜","authors":"K. Tsuji, K. Suemitsu, T. Mukai, K. Nagahara, H. Masubuchi, H. Utsumi, K. Kikuta","doi":"10.1109/IEDM.2001.979635","DOIUrl":null,"url":null,"abstract":"0.1 /spl mu/m rule magnetic random access memory (MRAM) was developed using double-layered hard mask of SiO/sub 2//metal. 30% magnetoresistance ratio under switching operation, read and write characteristics for MRAM cell with 0.1/spl times/0.6 /spl mu/m/sup 2/ were observed using current induced magnetic field. It is found that switching current of tunneling magnetoresistance (TMR) device with 0.1 /spl mu/m length can be reduced by thinning free layer and reduction of TMR aspect ratio.","PeriodicalId":13825,"journal":{"name":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","volume":"7 1","pages":"36.4.1-36.4.4"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"0.1 /spl mu/m-rule MRAM development using double-layered hard mask\",\"authors\":\"K. Tsuji, K. Suemitsu, T. Mukai, K. Nagahara, H. Masubuchi, H. Utsumi, K. Kikuta\",\"doi\":\"10.1109/IEDM.2001.979635\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"0.1 /spl mu/m rule magnetic random access memory (MRAM) was developed using double-layered hard mask of SiO/sub 2//metal. 30% magnetoresistance ratio under switching operation, read and write characteristics for MRAM cell with 0.1/spl times/0.6 /spl mu/m/sup 2/ were observed using current induced magnetic field. It is found that switching current of tunneling magnetoresistance (TMR) device with 0.1 /spl mu/m length can be reduced by thinning free layer and reduction of TMR aspect ratio.\",\"PeriodicalId\":13825,\"journal\":{\"name\":\"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)\",\"volume\":\"7 1\",\"pages\":\"36.4.1-36.4.4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-12-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2001.979635\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2001.979635","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

采用SiO/ sub2 //金属双层硬掩膜,研制了0.1 /spl mu/m规则磁随机存取存储器(MRAM)。采用电流感应磁场,观察了开关操作下30%磁阻比、0.1/spl倍/0.6 /spl mu/m/sup 2/下MRAM电池的读写特性。研究发现,长度为0.1 /spl mu/m的隧穿磁阻(TMR)器件可以通过减薄自由层和减小TMR宽高比来减小开关电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
0.1 /spl mu/m-rule MRAM development using double-layered hard mask
0.1 /spl mu/m rule magnetic random access memory (MRAM) was developed using double-layered hard mask of SiO/sub 2//metal. 30% magnetoresistance ratio under switching operation, read and write characteristics for MRAM cell with 0.1/spl times/0.6 /spl mu/m/sup 2/ were observed using current induced magnetic field. It is found that switching current of tunneling magnetoresistance (TMR) device with 0.1 /spl mu/m length can be reduced by thinning free layer and reduction of TMR aspect ratio.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Base current tuning in SiGe HBT's by SiGe in the emitter Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology A high performance active pixel sensor with 0.18um CMOS color imager technology Visible electroluminescence from MOS capacitors with Si-implanted SiO/sub 2/ under dynamic operation Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1