热循环下焊点反向相容性的仿真与分析

Ning Ye-xiang, Pan Kai-lin, L. Ni
{"title":"热循环下焊点反向相容性的仿真与分析","authors":"Ning Ye-xiang, Pan Kai-lin, L. Ni","doi":"10.1109/ICEPT.2008.4606994","DOIUrl":null,"url":null,"abstract":"In this paper, the backward compatibility solder joints were chosen in simulation of perimeter PBGA272 assembly. A double-symmetric plane FE model of a PBGA272 was established using the software ANSYS. Based on the maximum von Mises stress and von Mises strain, the position of the most danger solder joints were obtained under thermal cycle with the temperature condition from -40degC to 125degC (JESD22-A104-B Condition G) , Viz. the inner (1#) solder joint and the outside (6#) solder joint are the two key solder joints which are the easiest to failure. On the basis of above analysis, the geometry parameters of the chosen assembly are optimized by design of experiment (DOE). The factors included PCB size, PCB thickness, chip size, chip thickness, substrate size, substrate thickness, solder height and solder radius. The simulating results have shown that substrate thickness (factor F), solder radius (factor H) and solder height (factor G) performed the main factors. The optimal scheme is F3H2G1C2D1E2B3A2 (substrate thickness 0.7 mm, solder radius 0.38 mm, solder height 0.4 mm, chip size 2.54 mm, chip thickness 0.4 mm, substrate size 13.5 mm, PCB thickness 1.8 mm and PCB size 15 mm) by comprehensively considered with every factorpsilas effect.","PeriodicalId":6324,"journal":{"name":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","volume":"101 1","pages":"1-6"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation and analysis for backward compatibility of solder joints under thermal cycle\",\"authors\":\"Ning Ye-xiang, Pan Kai-lin, L. Ni\",\"doi\":\"10.1109/ICEPT.2008.4606994\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the backward compatibility solder joints were chosen in simulation of perimeter PBGA272 assembly. A double-symmetric plane FE model of a PBGA272 was established using the software ANSYS. Based on the maximum von Mises stress and von Mises strain, the position of the most danger solder joints were obtained under thermal cycle with the temperature condition from -40degC to 125degC (JESD22-A104-B Condition G) , Viz. the inner (1#) solder joint and the outside (6#) solder joint are the two key solder joints which are the easiest to failure. On the basis of above analysis, the geometry parameters of the chosen assembly are optimized by design of experiment (DOE). The factors included PCB size, PCB thickness, chip size, chip thickness, substrate size, substrate thickness, solder height and solder radius. The simulating results have shown that substrate thickness (factor F), solder radius (factor H) and solder height (factor G) performed the main factors. The optimal scheme is F3H2G1C2D1E2B3A2 (substrate thickness 0.7 mm, solder radius 0.38 mm, solder height 0.4 mm, chip size 2.54 mm, chip thickness 0.4 mm, substrate size 13.5 mm, PCB thickness 1.8 mm and PCB size 15 mm) by comprehensively considered with every factorpsilas effect.\",\"PeriodicalId\":6324,\"journal\":{\"name\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"volume\":\"101 1\",\"pages\":\"1-6\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEPT.2008.4606994\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2008.4606994","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文选择后向兼容焊点进行了周长PBGA272组装仿真。利用ANSYS软件建立了PBGA272的双对称平面有限元模型。根据最大von Mises应力和von Mises应变,在温度为-40℃~ 125℃(JESD22-A104-B条件G)的热循环条件下,得到了最危险焊点的位置,即内(1#)焊点和外(6#)焊点是最容易失效的两个关键焊点。在此基础上,通过实验设计对所选组件的几何参数进行了优化。影响因素包括PCB尺寸、PCB厚度、芯片尺寸、芯片厚度、衬底尺寸、衬底厚度、焊点高度和焊点半径。仿真结果表明,衬底厚度(F因子)、焊料半径(H因子)和焊料高度(G因子)是影响焊接性能的主要因素。综合考虑各因素的影响,最佳方案为F3H2G1C2D1E2B3A2(衬底厚度0.7 mm,焊料半径0.38 mm,焊料高度0.4 mm,芯片尺寸2.54 mm,芯片厚度0.4 mm,衬底尺寸13.5 mm, PCB板厚度1.8 mm, PCB板尺寸15 mm)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Simulation and analysis for backward compatibility of solder joints under thermal cycle
In this paper, the backward compatibility solder joints were chosen in simulation of perimeter PBGA272 assembly. A double-symmetric plane FE model of a PBGA272 was established using the software ANSYS. Based on the maximum von Mises stress and von Mises strain, the position of the most danger solder joints were obtained under thermal cycle with the temperature condition from -40degC to 125degC (JESD22-A104-B Condition G) , Viz. the inner (1#) solder joint and the outside (6#) solder joint are the two key solder joints which are the easiest to failure. On the basis of above analysis, the geometry parameters of the chosen assembly are optimized by design of experiment (DOE). The factors included PCB size, PCB thickness, chip size, chip thickness, substrate size, substrate thickness, solder height and solder radius. The simulating results have shown that substrate thickness (factor F), solder radius (factor H) and solder height (factor G) performed the main factors. The optimal scheme is F3H2G1C2D1E2B3A2 (substrate thickness 0.7 mm, solder radius 0.38 mm, solder height 0.4 mm, chip size 2.54 mm, chip thickness 0.4 mm, substrate size 13.5 mm, PCB thickness 1.8 mm and PCB size 15 mm) by comprehensively considered with every factorpsilas effect.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evaluate anti-shock property of solder bumps by impact test Modeling ion transport through molding compounds and its relation to product reliability The research of the inclusive cache used in multi-core processor The design of the Ku band Dielectric Resonator Oscillator Research on the cascaded inverters based on simplex DC power source
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1