循环引发化学气相沉积工艺制备超低k高孔隙介质的选择性封孔研究

Seong Jun Yoon, Kwanyong Pak, Hyun Jun Ahn, A. Yoon, S. Im, Byung Jin Cho
{"title":"循环引发化学气相沉积工艺制备超低k高孔隙介质的选择性封孔研究","authors":"Seong Jun Yoon, Kwanyong Pak, Hyun Jun Ahn, A. Yoon, S. Im, Byung Jin Cho","doi":"10.1109/VLSIT.2018.8510630","DOIUrl":null,"url":null,"abstract":"A selective pore-sealing of highly porous ultralow-k (pULK) dielectrics by a cyclic initiated CVD (iCVD) process has been successfully developed. A negligible increase of the pULK thickness and the k value was achieved even after the hermetic pore-sealing. The pore-sealed pULK films show low leakage current and excellent dielectric reliability, comparable to the commercialized low-k dielectric. The selective pore-sealing process does not deposit the pore-sealing layer on Cu surface. The porosity difference between pULK and Cu surfaces is attributed to the origin of the selectivity in the cyclic iCVD process.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"16 1","pages":"73-74"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Selective Pore-Sealing of Highly Porous Ultralow-k dielectrics for ULSI Interconnects by Cyclic Initiated Chemical Vapor Deposition Process\",\"authors\":\"Seong Jun Yoon, Kwanyong Pak, Hyun Jun Ahn, A. Yoon, S. Im, Byung Jin Cho\",\"doi\":\"10.1109/VLSIT.2018.8510630\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A selective pore-sealing of highly porous ultralow-k (pULK) dielectrics by a cyclic initiated CVD (iCVD) process has been successfully developed. A negligible increase of the pULK thickness and the k value was achieved even after the hermetic pore-sealing. The pore-sealed pULK films show low leakage current and excellent dielectric reliability, comparable to the commercialized low-k dielectric. The selective pore-sealing process does not deposit the pore-sealing layer on Cu surface. The porosity difference between pULK and Cu surfaces is attributed to the origin of the selectivity in the cyclic iCVD process.\",\"PeriodicalId\":6561,\"journal\":{\"name\":\"2018 IEEE Symposium on VLSI Technology\",\"volume\":\"16 1\",\"pages\":\"73-74\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2018.8510630\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510630","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

利用循环引发CVD (iCVD)工艺成功开发了一种高孔超低钾(pULK)介电材料的选择性封孔方法。即使在密封孔隙后,pULK厚度和k值的增加也可以忽略不计。多孔密封的pULK薄膜具有低泄漏电流和优异的介电可靠性,可与商品化的低k介电材料相媲美。选择性封孔工艺不会在铜表面沉积封孔层。pULK和Cu表面孔隙率的差异归因于循环iCVD过程的选择性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Selective Pore-Sealing of Highly Porous Ultralow-k dielectrics for ULSI Interconnects by Cyclic Initiated Chemical Vapor Deposition Process
A selective pore-sealing of highly porous ultralow-k (pULK) dielectrics by a cyclic initiated CVD (iCVD) process has been successfully developed. A negligible increase of the pULK thickness and the k value was achieved even after the hermetic pore-sealing. The pore-sealed pULK films show low leakage current and excellent dielectric reliability, comparable to the commercialized low-k dielectric. The selective pore-sealing process does not deposit the pore-sealing layer on Cu surface. The porosity difference between pULK and Cu surfaces is attributed to the origin of the selectivity in the cyclic iCVD process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications Sensors and related devices for IoT, medicine and s mart-living A Comprehensive Study of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Layer Effects on Negative Capacitance FETs for Sub-5 nm Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1