FPGA实现的一种“动态钳位”系统

W. Bast, D. Dellavale, F. Bonetto
{"title":"FPGA实现的一种“动态钳位”系统","authors":"W. Bast, D. Dellavale, F. Bonetto","doi":"10.1109/SPL.2011.5782643","DOIUrl":null,"url":null,"abstract":"The dynamic-clamp electrophysiological technique allows the mimicking of the electrical effects of ion channels embedded into the membrane of an intracellularly recorded cell. Dynamic-clamp relies on the establishing of a loop between the injected current and the recorded membrane potential. In this work, a real-time dynamic-clamp system was implemented on a Field Programmable Gate Array (FPGA). The system proposed allows the concurrent controlling of the activation of several ion channels. The architecture of the instrument developed is based on two main modules: a state machine (as the logic arbiter) with the ADC and DAC interface, and a signal processing module. The state machine controls the converters along with the serial data-transfer interface (SPI). The signal processing module implements the algorithms needed to mimic several HH-type ion channel conductances. Extensive simulations of the device operation were made, showing that the instrument developed implements effectively the dynamic-clamp control loop, with a maximum operation frequency of 532 kHZ. The main application of this instrument is the manipulation of ion channels.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"26 1","pages":"167-172"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FPGA implementation of a “dynamic-clamp” system\",\"authors\":\"W. Bast, D. Dellavale, F. Bonetto\",\"doi\":\"10.1109/SPL.2011.5782643\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The dynamic-clamp electrophysiological technique allows the mimicking of the electrical effects of ion channels embedded into the membrane of an intracellularly recorded cell. Dynamic-clamp relies on the establishing of a loop between the injected current and the recorded membrane potential. In this work, a real-time dynamic-clamp system was implemented on a Field Programmable Gate Array (FPGA). The system proposed allows the concurrent controlling of the activation of several ion channels. The architecture of the instrument developed is based on two main modules: a state machine (as the logic arbiter) with the ADC and DAC interface, and a signal processing module. The state machine controls the converters along with the serial data-transfer interface (SPI). The signal processing module implements the algorithms needed to mimic several HH-type ion channel conductances. Extensive simulations of the device operation were made, showing that the instrument developed implements effectively the dynamic-clamp control loop, with a maximum operation frequency of 532 kHZ. The main application of this instrument is the manipulation of ion channels.\",\"PeriodicalId\":6329,\"journal\":{\"name\":\"2011 VII Southern Conference on Programmable Logic (SPL)\",\"volume\":\"26 1\",\"pages\":\"167-172\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 VII Southern Conference on Programmable Logic (SPL)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPL.2011.5782643\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 VII Southern Conference on Programmable Logic (SPL)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2011.5782643","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

动态钳电生理技术允许模拟离子通道嵌入到细胞内记录细胞的膜上的电效应。动态箝位依赖于在注入电流和记录的膜电位之间建立环路。本文在现场可编程门阵列(FPGA)上实现了一个实时动态箝位系统。该系统可以同时控制多个离子通道的激活。所开发的仪器体系结构基于两个主要模块:具有ADC和DAC接口的状态机(作为逻辑仲裁器)和信号处理模块。状态机控制转换器以及串行数据传输接口(SPI)。信号处理模块实现了模拟几种hh型离子通道电导所需的算法。实验结果表明,所研制的仪器有效地实现了动态钳位控制回路,最大工作频率为532 kHZ。该仪器的主要应用是离子通道的操纵。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FPGA implementation of a “dynamic-clamp” system
The dynamic-clamp electrophysiological technique allows the mimicking of the electrical effects of ion channels embedded into the membrane of an intracellularly recorded cell. Dynamic-clamp relies on the establishing of a loop between the injected current and the recorded membrane potential. In this work, a real-time dynamic-clamp system was implemented on a Field Programmable Gate Array (FPGA). The system proposed allows the concurrent controlling of the activation of several ion channels. The architecture of the instrument developed is based on two main modules: a state machine (as the logic arbiter) with the ADC and DAC interface, and a signal processing module. The state machine controls the converters along with the serial data-transfer interface (SPI). The signal processing module implements the algorithms needed to mimic several HH-type ion channel conductances. Extensive simulations of the device operation were made, showing that the instrument developed implements effectively the dynamic-clamp control loop, with a maximum operation frequency of 532 kHZ. The main application of this instrument is the manipulation of ion channels.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Using partial reconfigurability to aid debugging of FPGA designs Architecture driven memory allocation for FPGA based real-time video processing systems Soft error in FPGA-implemented asynchronous circuits Experiences applying framework-based functional verification to a design for programmable logic A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1