用于高密度互连(HDI)的柔性基板上的超细通孔间距

K. Pun, C. Q. Cui, T. Chung
{"title":"用于高密度互连(HDI)的柔性基板上的超细通孔间距","authors":"K. Pun, C. Q. Cui, T. Chung","doi":"10.1109/ICEPT.2008.4606960","DOIUrl":null,"url":null,"abstract":"In the trend of miniaturization, low cost, and the performance of electronics, high density interconnect has been required for interfacing with very fine pitch BGA, CSP and SIP. This raises a great challenge to the substrate technology and related interconnect technology in electronic packaging for high density, small feature size and high performance. Miniaturization in electronics means finer lines and smaller vias in substrate technology. Very fine lines on the substrate are difficult to produce by thicker copper layer in conventional CO2 laser blind via. In this paper, ultra-fine blind via with solid Cu filled at an entry diameter of 20 mum, over the current blind via size of 50-200 mum by CO2 laser drilling, is demonstrated on polyimide (PI) based flexible substrate. A via pitch at 30 mum for the blind via has been developed for next generation of stack die packaging accompanying with dimpless design, which ameliorates the void entrapment failure caused by soldering and direct flip-chip (FC) bonding, and strengthens interfacial bond strength. In the meantime, thinner Cu conductor at top and bottom side could be achieved for high circuit density. The reliability of the ultra-fine blind vias has been assessed in daisy chain modules at substrate level, subjected to JEDEC air-to-air thermal cycle and thermal shock, and low/high temperature storage tests. Applications in direct FC bonding and their virtues including high electrical and thermal performances, and feasible of various metals surface finishing, will be discussed. In the end, the ultra-fine Cu filled blind via technology has introduced to the production in Compass for SIP, stack die CSP, 2-metal layer chip-on-flex (COF) and multi-layer buildup flex, etc.","PeriodicalId":6324,"journal":{"name":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","volume":"1 1","pages":"1-6"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Ultra-fine via pitch on flexible substrate for high density interconnect (HDI)\",\"authors\":\"K. Pun, C. Q. Cui, T. Chung\",\"doi\":\"10.1109/ICEPT.2008.4606960\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the trend of miniaturization, low cost, and the performance of electronics, high density interconnect has been required for interfacing with very fine pitch BGA, CSP and SIP. This raises a great challenge to the substrate technology and related interconnect technology in electronic packaging for high density, small feature size and high performance. Miniaturization in electronics means finer lines and smaller vias in substrate technology. Very fine lines on the substrate are difficult to produce by thicker copper layer in conventional CO2 laser blind via. In this paper, ultra-fine blind via with solid Cu filled at an entry diameter of 20 mum, over the current blind via size of 50-200 mum by CO2 laser drilling, is demonstrated on polyimide (PI) based flexible substrate. A via pitch at 30 mum for the blind via has been developed for next generation of stack die packaging accompanying with dimpless design, which ameliorates the void entrapment failure caused by soldering and direct flip-chip (FC) bonding, and strengthens interfacial bond strength. In the meantime, thinner Cu conductor at top and bottom side could be achieved for high circuit density. The reliability of the ultra-fine blind vias has been assessed in daisy chain modules at substrate level, subjected to JEDEC air-to-air thermal cycle and thermal shock, and low/high temperature storage tests. Applications in direct FC bonding and their virtues including high electrical and thermal performances, and feasible of various metals surface finishing, will be discussed. In the end, the ultra-fine Cu filled blind via technology has introduced to the production in Compass for SIP, stack die CSP, 2-metal layer chip-on-flex (COF) and multi-layer buildup flex, etc.\",\"PeriodicalId\":6324,\"journal\":{\"name\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"volume\":\"1 1\",\"pages\":\"1-6\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Conference on Electronic Packaging Technology & High Density Packaging\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEPT.2008.4606960\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2008.4606960","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

在电子器件小型化、低成本、高性能的趋势下,对极细间距BGA、CSP和SIP的接口提出了高密度互连的要求。这对电子封装中的衬底技术和相关互连技术提出了巨大的挑战,以实现高密度、小特征尺寸和高性能。电子学中的微型化意味着衬底技术中的细线和小过孔。在传统的CO2激光盲孔中,由于铜层较厚,很难在衬底上产生非常精细的线条。本文在基于聚酰亚胺(PI)的柔性基板上展示了一种入口直径为20微米、填充固体Cu的超细盲孔,超越了目前CO2激光钻孔的50-200微米盲孔尺寸。针对新一代叠层封装的盲孔设计,提出了一种30 μ m的盲孔设计,改善了由于焊接和直接倒装芯片(FC)键合引起的孔洞夹带失效,增强了界面结合强度。同时,在顶部和底部的铜导体更薄,可以实现更高的电路密度。在衬底级雏菊链模块中评估了超细盲孔的可靠性,并进行了JEDEC空对空热循环和热冲击以及低温/高温储存测试。讨论了其在直接FC键合中的应用,以及其高电学和热学性能和各种金属表面处理的可行性。最后介绍了超细补铜盲孔技术在Compass的SIP、叠层模CSP、2金属层片上挠性(COF)和多层堆积挠性等领域的生产。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Ultra-fine via pitch on flexible substrate for high density interconnect (HDI)
In the trend of miniaturization, low cost, and the performance of electronics, high density interconnect has been required for interfacing with very fine pitch BGA, CSP and SIP. This raises a great challenge to the substrate technology and related interconnect technology in electronic packaging for high density, small feature size and high performance. Miniaturization in electronics means finer lines and smaller vias in substrate technology. Very fine lines on the substrate are difficult to produce by thicker copper layer in conventional CO2 laser blind via. In this paper, ultra-fine blind via with solid Cu filled at an entry diameter of 20 mum, over the current blind via size of 50-200 mum by CO2 laser drilling, is demonstrated on polyimide (PI) based flexible substrate. A via pitch at 30 mum for the blind via has been developed for next generation of stack die packaging accompanying with dimpless design, which ameliorates the void entrapment failure caused by soldering and direct flip-chip (FC) bonding, and strengthens interfacial bond strength. In the meantime, thinner Cu conductor at top and bottom side could be achieved for high circuit density. The reliability of the ultra-fine blind vias has been assessed in daisy chain modules at substrate level, subjected to JEDEC air-to-air thermal cycle and thermal shock, and low/high temperature storage tests. Applications in direct FC bonding and their virtues including high electrical and thermal performances, and feasible of various metals surface finishing, will be discussed. In the end, the ultra-fine Cu filled blind via technology has introduced to the production in Compass for SIP, stack die CSP, 2-metal layer chip-on-flex (COF) and multi-layer buildup flex, etc.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evaluate anti-shock property of solder bumps by impact test Modeling ion transport through molding compounds and its relation to product reliability The research of the inclusive cache used in multi-core processor The design of the Ku band Dielectric Resonator Oscillator Research on the cascaded inverters based on simplex DC power source
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1